## FEATURES

## FET input amplifier

1 pA input bias current
Low cost
High speed: 145 MHz, -3 dB bandwidth ( $\mathrm{G}=+1$ )
$180 \mathrm{~V} / \mu \mathrm{s}$ slew rate $(\mathrm{G}=+2$ )
Low noise
$7 \mathrm{nV} / \sqrt{ } \mathrm{Hz}(\mathrm{f}=10 \mathrm{kHz})$
$0.6 \mathrm{fA} / \sqrt{\mathrm{Hz}}$ (f $=\mathbf{1 0} \mathbf{~ k H z}$ )
Wide supply voltage range: 5 V to 24 V
Single-supply and rail-to-rail output
Low offset voltage 1.5 mV maximum
High common-mode rejection ratio: -100 dB
Excellent distortion specifications
SFDR-88 dBc @ 1 MHz
Low power: 6.4 mA/amplifier typical supply current
No phase reversal
Small packaging: SOIC-8, SOT-23-5, and MSOP-8

## GENERAL DESCRIPTION

The AD8065/AD8066 ${ }^{1}$ FastFET ${ }^{\text {T" }}$ amplifiers are voltage feedback amplifiers with FET inputs offering high performance and ease of use. The AD8065 is a single amplifier, and the AD8066 is a dual amplifier. These amplifiers are developed in the Analog Devices, Inc. proprietary XFCB process and allow exceptionally low noise operation ( $7.0 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ and $0.6 \mathrm{fA} / \sqrt{ } \mathrm{Hz}$ ) as well as very high input impedance.

With a wide supply voltage range from 5 V to 24 V , the ability to operate on single supplies, and a bandwidth of 145 MHz , the AD8065/AD8066 are designed to work in a variety of applications. For added versatility, the amplifiers also contain rail-to-rail outputs.

Despite the low cost, the amplifiers provide excellent overall performance. The differential gain and phase errors of $0.02 \%$ and $0.02^{\circ}$, respectively, along with 0.1 dB flatness out to 7 MHz , make these amplifiers ideal for video applications. Additionally, they offer a high slew rate of $180 \mathrm{~V} / \mu \mathrm{s}$, excellent distortion (SFDR of $-88 \mathrm{dBc} @ 1 \mathrm{MHz}$ ), extremely high common-mode rejection of -100 dB , and a low input offset voltage of 1.5 mV maximum under warmed up conditions. The AD8065/AD8066 operate using only a 6.4 mA /amplifier typical supply current and are capable of delivering up to 30 mA of load current.
${ }^{1}$ Protected by U. S. Patent No. 6,262,633.

## APPLICATIONS

## Instrumentation <br> Photodiode preamps <br> Filters <br> A/D drivers <br> Level shifting <br> Buffering

CONNECTION DIAGRAMS


The AD8065/AD8066 are high performance, high speed, FET input amplifiers available in small packages: SOIC-8, MSOP-8, and SOT-23-5. They are rated to work over the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.


Figure 2. Small Signal Frequency Response

## SPECIFICATIONS

$@ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$, unless otherwise noted.
Table 1.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Bandwidth for 0.1 dB Flatness Input Overdrive Recovery Time Output Recovery Time Slew Rate Settling Time to $0.1 \%$ | $\begin{aligned} & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{o}}=0.2 \mathrm{~V} \text { p-p (AD8065) } \\ & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{o}}=0.2 \mathrm{~V} \text { p-p (AD8066) } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=0.2 \mathrm{~V} \text { p-p } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & \mathrm{G}=+2, \mathrm{~V}=0.2 \mathrm{~V} \mathrm{p-p} \\ & \mathrm{G}=+1,-5.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ & \mathrm{G}=-1,-5.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=4 \mathrm{~V} \text { step } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V} \text { step } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=8 \mathrm{~V} \text { step } \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ $130$ | $\begin{aligned} & 145 \\ & 120 \\ & 50 \\ & 42 \\ & 7 \\ & 175 \\ & 170 \\ & 180 \\ & 55 \\ & 205 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> ns <br> ns <br> V/ $\mu \mathrm{s}$ <br> ns <br> ns |
| NOISE/HARMONIC PERFORMANCE SFDR <br> Third-Order Intercept Input Voltage Noise Input Current Noise Differential Gain Error Differential Phase Error | $\begin{aligned} & \mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}, \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & \mathrm{f}_{\mathrm{C}}=5 \mathrm{MHz}, \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{Vp-p} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=8 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{f}_{\mathrm{C}}=10 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & \mathrm{f}=10 \mathrm{kHz} \\ & \mathrm{f}=10 \mathrm{kHz} \\ & \mathrm{NTSC}, \mathrm{G}=+2, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \text { NTSC, G }=+2, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ |  | $\begin{aligned} & -88 \\ & -67 \\ & -73 \\ & 24 \\ & 7 \\ & 0.6 \\ & 0.02 \\ & 0.02 \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> dBm <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{fA} / \sqrt{ } \mathrm{Hz}$ <br> \% <br> Degrees |
| DC PERFORMANCE <br> Input Offset Voltage Input Offset Voltage Drift Input Bias Current <br> Input Offset Current <br> Open-Loop Gain | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$, SOIC package <br> SOIC package <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ $\mathrm{V}_{\mathrm{o}}= \pm 3 \mathrm{~V}, \mathrm{RL}=1 \mathrm{k} \Omega$ | $100$ | $\begin{aligned} & 0.4 \\ & 1 \\ & 2 \\ & 25 \\ & 1 \\ & 1 \\ & 113 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 17 \\ & 6 \\ & 10 \end{aligned}$ | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> pA <br> pA <br> pA <br> pA <br> dB |
| INPUT CHARACTERISTICS <br> Common-Mode Input Impedance <br> Differential Input Impedance Input Common-Mode Voltage Range <br> FET Input Range Common-Mode Rejection Ratio | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=-1 \mathrm{~V} \text { to }+1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=-1 \mathrm{~V} \text { to }+1 \mathrm{~V} \text { (SOT-23) } \end{aligned}$ | $\begin{aligned} & -5 \text { to }+1.7 \\ & -85 \\ & -82 \end{aligned}$ | $\begin{aligned} & 1000 \text { \|\| } 2.1 \\ & 1000\|\mid 4.5 \\ & \\ & -5.0 \text { to +2.4 } \\ & -100 \\ & -91 \end{aligned}$ |  | $\mathrm{G} \Omega \\| \mathrm{pF}$ $G \Omega \\| p F$ <br> V <br> dB <br> dB |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing <br> Output Current <br> Short-Circuit Current <br> Capacitive Load Drive | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{~V}_{\mathrm{o}}=9 \mathrm{Vp} \mathrm{p}, \mathrm{p}, \mathrm{SFDR} \geq-60 \mathrm{dBc}, \mathrm{f}=500 \mathrm{kHz} \\ & \\ & 30 \% \text { overshoot } \mathrm{G}=+1 \end{aligned}$ | -4.88 to +4.90 | $\begin{aligned} & -4.94 \text { to }+4.95 \\ & -4.8 \text { to }+4.7 \\ & 35 \\ & 90 \\ & 20 \end{aligned}$ |  | V <br> V <br> mA <br> mA <br> pF |
| POWER SUPPLY <br> Operating Range <br> Quiescent Current per Amplifier <br> Power Supply Rejection Ratio | $\pm$ PSRR | 5 $-85$ | $\begin{aligned} & 6.4 \\ & -100 \end{aligned}$ | $\begin{aligned} & 24 \\ & 7.2 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \\ & \mathrm{~dB} \end{aligned}$ |

## AD8065/AD8066

@ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$, unless otherwise noted.
Table 2.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Bandwidth for 0.1 dB Flatness Input Overdrive Recovery Output Overdrive Recovery Slew Rate Settling Time to 0.1\% | $\begin{aligned} & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{o}}=0.2 \mathrm{~V} \mathrm{p}-\mathrm{p}(\mathrm{AD} 8065) \\ & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{o}}=0.2 \mathrm{~V} \mathrm{p}-\mathrm{p}(\mathrm{AD} 8066) \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=0.2 \mathrm{~V} \text { p-p } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=0.2 \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & \mathrm{G}=+1,-12.5 \mathrm{~V} \text { to }+12.5 \mathrm{~V} \\ & \mathrm{G}=-1,-12.5 \mathrm{~V} \text { to }+12.5 \mathrm{~V} \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=4 \mathrm{~V} \text { step } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V} \text { step } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=10 \mathrm{~V} \text { step } \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ $130$ | $\begin{aligned} & 145 \\ & 115 \\ & 50 \\ & 40 \\ & 7 \\ & 175 \\ & 170 \\ & 180 \\ & 55 \\ & 250 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> ns <br> ns <br> V/ $\mu \mathrm{s}$ <br> ns <br> ns |
| NOISE/HARMONIC PERFORMANCE SFDR <br> Third-Order Intercept Input Voltage Noise Input Current Noise Differential Gain Error Differential Phase Error | $\begin{aligned} & \mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}, \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{f}_{\mathrm{C}}=5 \mathrm{MHz}, \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{Vp} \mathrm{p} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=10 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{f}_{\mathrm{C}}=10 \mathrm{MHz}, \mathrm{RL}=100 \Omega \\ & \mathrm{f}=10 \mathrm{kHz} \\ & \mathrm{f}=10 \mathrm{kHz} \\ & \mathrm{NTSC}, \mathrm{G}=+2, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{NTSC}, \mathrm{G}=+2, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ |  | $\begin{aligned} & -100 \\ & -67 \\ & -85 \\ & 24 \\ & 7 \\ & 1 \\ & 0.04 \\ & 0.03 \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> dBm <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{fA} / \sqrt{ } \mathrm{Hz}$ <br> \% <br> Degrees |
| DC PERFORMANCE <br> Input Offset Voltage Input Offset Voltage Drift Input Bias Current Input Offset Current Open-Loop Gain | $\mathrm{V}_{\text {СM }}=0 \mathrm{~V} \text {, SOIC package }$ <br> SOIC package <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | $103$ | $\begin{aligned} & 0.4 \\ & 1 \\ & 3 \\ & 25 \\ & 2 \\ & 2 \\ & 114 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 17 \\ & 7 \\ & 10 \end{aligned}$ | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> pA <br> pA <br> pA <br> pA <br> dB |
| INPUT CHARACTERISTICS <br> Common-Mode Input Impedance Differential Input Impedance Input Common-Mode Voltage Range FET Input Range Common-Mode Rejection Ratio | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=-1 \mathrm{~V} \text { to }+1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=-1 \mathrm{~V} \text { to }+1 \mathrm{~V} \text { (SOT-23) } \end{aligned}$ | $\begin{aligned} & -12 \text { to }+8.5 \\ & -85 \\ & -82 \end{aligned}$ | $\begin{aligned} & 1000 \text { \|\| } 2.1 \\ & 1000 \text { \|\| } 4.5 \\ & -12.0 \text { to +9.5 } \\ & -100 \\ & -91 \end{aligned}$ |  | $\mathrm{G} \Omega \\| \mathrm{pF}$ $\mathrm{G} \Omega \\| \mathrm{pF}$ <br> V <br> dB <br> dB |
| OUTPUT CHARACTERISTICS Output Voltage Swing <br> Output Current Short-Circuit Current Capacitive Load Drive | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=350 \Omega \\ & \mathrm{~V}_{\mathrm{O}}=22 \mathrm{~V} \mathrm{p}-\mathrm{p}, \mathrm{SFDR} \geq-60 \mathrm{dBc}, \mathrm{f}=500 \mathrm{kHz} \\ & 30 \% \text { overshoot } \mathrm{G}=+1 \end{aligned}$ | -11.8 to +11.8 | $\begin{aligned} & -11.9 \text { to }+11.9 \\ & -11.25 \text { to }+11.5 \\ & 30 \\ & 120 \\ & 25 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| POWER SUPPLY <br> Operating Range <br> Quiescent Current per Amplifier Power Supply Rejection Ratio | $\pm$ PSRR | 5 $-84$ | $\begin{aligned} & 6.6 \\ & -93 \end{aligned}$ | $\begin{aligned} & 24 \\ & 7.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \\ & \mathrm{~dB} \end{aligned}$ |

@ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$, unless otherwise noted.
Table 3.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Bandwidth for 0.1 dB Flatness Input Overdrive Recovery Time Output Recovery Time Slew Rate Settling Time to $0.1 \%$ | $\begin{aligned} & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{o}}=0.2 \mathrm{~V} \mathrm{p}-\mathrm{p}(\mathrm{AD} 8065) \\ & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{o}}=0.2 \mathrm{~V} \text { p-p (AD8066) } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=0.2 \mathrm{~V} \text { p-p } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V} \text { p-p } \\ & \mathrm{G}=+2, \mathrm{~V}_{0}=0.2 \mathrm{~V} \text { p-p } \\ & \mathrm{G}=+1,-0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ & \mathrm{G}=-1,-0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V} \text { step } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V} \text { step } \end{aligned}$ | $125$ $110$ $105$ | $\begin{aligned} & 155 \\ & 130 \\ & 50 \\ & 43 \\ & 6 \\ & 175 \\ & 170 \\ & 160 \\ & 60 \\ & \hline \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> ns <br> ns <br> V/ $\mu \mathrm{s}$ <br> ns |
| NOISE/HARMONIC PERFORMANCE SFDR <br> Third-Order Intercept Input Voltage Noise Input Current Noise Differential Gain Error Differential Phase Error | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & \mathrm{f}_{\mathrm{C}}=5 \mathrm{MHz}, \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & \mathrm{f}_{\mathrm{C}}=10 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & \mathrm{f}=10 \mathrm{kHz} \\ & \mathrm{f}=10 \mathrm{kHz} \\ & \text { NTSC, G }=+2, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \text { NTSC, G }=+2, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ |  | $\begin{aligned} & -65 \\ & -50 \\ & 22 \\ & 7 \\ & 0.6 \\ & 0.13 \\ & 0.16 \\ & \hline \end{aligned}$ |  | dBc <br> dBc <br> dBm <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> fA/ $\sqrt{\mathrm{Hz}}$ <br> \% <br> Degrees |
| DC PERFORMANCE <br> Input Offset Voltage Input Offset Voltage Drift Input Bias Current Input Offset Current Open-Loop Gain | $\text { Vсм }=1.0 \mathrm{~V} \text {, SOIC package }$ <br> SOIC package <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> $\mathrm{V}_{\mathrm{o}}=1 \mathrm{~V}$ to 4 V (AD8065) <br> $\mathrm{V}_{\mathrm{o}}=1 \mathrm{~V}$ to 4 V (AD8066) | $\begin{aligned} & 100 \\ & 90 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 1 \\ & 1 \\ & 25 \\ & 1 \\ & 1 \\ & 113 \\ & 103 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 17 \\ & 5 \\ & 5 \end{aligned}$ | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> pA <br> pA <br> pA <br> pA <br> dB <br> dB |
| INPUT CHARACTERISTICS <br> Common-Mode Input Impedance Differential Input Impedance Input Common-Mode Voltage Range FET Input Range Common-Mode Rejection Ratio | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0.5 \mathrm{~V} \text { to } 1.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=1 \mathrm{~V} \text { to } 2 \mathrm{~V} \text { (SOT-23) } \end{aligned}$ | $\begin{aligned} & 0 \text { to } 1.7 \\ & -74 \\ & -78 \end{aligned}$ | $\begin{aligned} & 1000 \text { \|\| } 2.1 \\ & 1000 \text { \|\| } 4.5 \\ & \\ & 0 \text { to } 2.4 \\ & -100 \\ & -91 \end{aligned}$ |  | $\begin{aligned} & \mathrm{G} \Omega \\| \mathrm{pF} \\ & \mathrm{G} \Omega \\| \mathrm{pF} \\ & \mathrm{~V} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing <br> Output Current <br> Short-Circuit Current <br> Capacitive Load Drive | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{~V}_{\mathrm{O}}=4 \mathrm{Vp}-\mathrm{p}, \mathrm{SFDR} \geq-60 \mathrm{dBc}, \mathrm{f}=500 \mathrm{kHz} \\ & \\ & 30 \% \text { overshoot } \mathrm{G}=+1 \end{aligned}$ | 0.1 to 4.85 | $\begin{aligned} & 0.03 \text { to } 4.95 \\ & 0.07 \text { to } 4.83 \\ & 35 \\ & 75 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{pF} \end{aligned}$ |
| POWER SUPPLY <br> Operating Range <br> Quiescent Current per Amplifier Power Supply Rejection Ratio | $\pm$ PSRR | $\begin{aligned} & 5 \\ & 5.8 \\ & -78 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.4 \\ & -100 \end{aligned}$ | $\begin{aligned} & 24 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \\ & \mathrm{~dB} \end{aligned}$ |

## AD8065/AD8066

## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | 26.4 V |
| Power Dissipation | See Figure 3 |
| Common-Mode Input Voltage | $\mathrm{V}_{\mathrm{EE}}-0.5 \mathrm{~V}$ to $\mathrm{V} \mathrm{CC}+0.5 \mathrm{~V}$ |
| Differential Input Voltage | 1.8 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature | $300^{\circ} \mathrm{C}$ |
| $\quad$ (Soldering, 10 sec) |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the AD8065/AD8066 packages is limited by the associated rise in junction temperature $\left(T_{J}\right)$ on the die. The plastic encapsulating the die locally reaches the junction temperature. At approximately $150^{\circ} \mathrm{C}$, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the AD8065/AD8066. Exceeding a junction temperature of $175^{\circ} \mathrm{C}$ for an extended time can result in changes in the silicon devices, potentially causing failure.

The still air thermal properties of the package and PCB $\left(\theta_{\mathrm{JA}}\right)$, ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$, and total power dissipated in the package ( $\mathrm{P}_{\mathrm{D}}$ ) determine the junction temperature of the die. The junction temperature can be calculated by

$$
T_{J}=T_{A}+\left(P_{D} \times \theta_{I A}\right)
$$

The power dissipated in the package $\left(\mathrm{P}_{\mathrm{D}}\right)$ is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins $\left(\mathrm{V}_{\mathrm{S}}\right)$ times the quiescent current ( $\mathrm{I}_{\mathrm{s}}$ ). Assuming the load $\left(\mathrm{R}_{\mathrm{L}}\right)$ is referenced to midsupply, then the total drive power is $\mathrm{V}_{\mathrm{S}} / 2 \times \mathrm{I}_{\text {out }}$, some of which is dissipated in the package and some in the load ( $\mathrm{V}_{\text {out }} \times$ Iout). The difference between the total drive power and the load power is the drive power dissipated in the package.

$$
\begin{aligned}
& P_{D}=\text { Quiescent Power }+(\text { Total Drive Power }- \text { Load Power }) \\
& P_{D}=\left(V_{S} \times I_{S}\right)+\left(\frac{V_{S}}{2} \times \frac{V_{O U T}}{R_{L}}\right)-\frac{V_{\text {ouT }}{ }^{2}}{R_{L}}
\end{aligned}
$$

RMS output voltages should be considered. If $\mathrm{R}_{\mathrm{L}}$ is referenced to $\mathrm{V}_{S^{-}}$, as in single-supply operation, then the total drive power is $\mathrm{V}_{\mathrm{s}} \times$ Iout.

If the rms signal levels are indeterminate, then consider the worst case, when $V_{\text {out }}=\mathrm{V}_{\mathrm{S}} / 4$ for $\mathrm{R}_{\mathrm{L}}$ to midsupply.

$$
P_{D}=\left(V_{S} \times I_{S}\right)+\frac{\left(V_{S} / 4\right)^{2}}{R_{L}}
$$

In single-supply operation with $\mathrm{R}_{\mathrm{L}}$ referenced to $\mathrm{V}_{S^{-}}$, worst case is $V_{\text {out }}=V_{\mathrm{s}} / 2$.


Figure 3. Maximum Power Dissipation vs. Temperature for a 4-Layer Board
Airflow increases heat dissipation, effectively reducing $\theta_{\mathrm{JA}}$. Also, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes reduce the $\theta_{J A}$. Care must be taken to minimize parasitic capacitances at the input leads of high speed op amps as discussed in the Layout, Grounding, and Bypassing Considerations section.

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the SOIC $\left(125^{\circ} \mathrm{C} / \mathrm{W}\right)$, SOT- $23\left(180^{\circ} \mathrm{C} / \mathrm{W}\right)$, and MSOP $\left(150^{\circ} \mathrm{C} / \mathrm{W}\right)$ packages on a JEDEC standard 4-layer board. $\theta_{\mathrm{JA}}$ values are approximations.

## OUTPUT SHORT CIRCUIT

Shorting the output to ground or drawing excessive current for the AD8065/AD8066 will likely cause catastrophic failure.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## AD8065/AD8066

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 62. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)
Dimensions shown in millimeters and (inches)


COMPLIANT TO JEDEC STANDARDS MO-178-AA
Figure 63. 5-Lead Small Outline Transistor Package [SOT-23]
(RJ-5)
Dimensions shown in millimeters


Figure 64. 8-Lead Mini Small Outline Package [MSOP] (RM-8)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: |
| AD8065AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8065AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8065AR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8065ARZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8065ARZ-REEL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8065ARZ-REEL71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8065ART-R2 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead SOT-23 | RJ-5 | HRA |
| AD8065ART-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead SOT-23 | RJ-5 | HRA |
| AD8065ART-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead SOT-23 | RJ-5 | HRA |
| AD8065ARTZ-R2 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead SOT-23 | RJ-5 | HRA \# |
| AD8065ARTZ-REEL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead SOT-23 | RJ-5 | HRA \# |
| AD8065ARTZ-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5-Lead SOT-23 | RJ-5 | HRA \# |
| AD8066AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8066AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8066AR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8066ARZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8066ARZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8066ARZ-R71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8066ARM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | H1B |
| AD8066ARM-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | H1B |
| AD8066ARM-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | H1B |
| AD8066ARMZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | H7C |
| AD8066ARMZ-REEL71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | H7C |

[^0]
[^0]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part, \# denotes RoHS compliant product may be top or bottom marked.

