

### FEATURES

- FET input amplifier
- 1 pA input bias current
- Low cost
- High speed: 145 MHz,  $-3$  dB bandwidth ( $G = +1$ )
- 180 V/ $\mu$ s slew rate ( $G = +2$ )
- Low noise
  - 7 nV/ $\sqrt{\text{Hz}}$  ( $f = 10$  kHz)
  - 0.6 fA/ $\sqrt{\text{Hz}}$  ( $f = 10$  kHz)
- Wide supply voltage range: 5 V to 24 V
- Single-supply and rail-to-rail output
- Low offset voltage 1.5 mV maximum
- High common-mode rejection ratio:  $-100$  dB
- Excellent distortion specifications
- SFDR  $-88$  dBc @ 1 MHz
- Low power: 6.4 mA/amplifier typical supply current
- No phase reversal
- Small packaging: SOIC-8, SOT-23-5, and MSOP-8

### GENERAL DESCRIPTION

The AD8065/AD8066<sup>1</sup> FastFET™ amplifiers are voltage feedback amplifiers with FET inputs offering high performance and ease of use. The AD8065 is a single amplifier, and the AD8066 is a dual amplifier. These amplifiers are developed in the Analog Devices, Inc. proprietary XFCB process and allow exceptionally low noise operation (7.0 nV/ $\sqrt{\text{Hz}}$  and 0.6 fA/ $\sqrt{\text{Hz}}$ ) as well as very high input impedance.

With a wide supply voltage range from 5 V to 24 V, the ability to operate on single supplies, and a bandwidth of 145 MHz, the AD8065/AD8066 are designed to work in a variety of applications. For added versatility, the amplifiers also contain rail-to-rail outputs.

Despite the low cost, the amplifiers provide excellent overall performance. The differential gain and phase errors of 0.02% and 0.02°, respectively, along with 0.1 dB flatness out to 7 MHz, make these amplifiers ideal for video applications. Additionally, they offer a high slew rate of 180 V/ $\mu$ s, excellent distortion (SFDR of  $-88$  dBc @ 1 MHz), extremely high common-mode rejection of  $-100$  dB, and a low input offset voltage of 1.5 mV maximum under warmed up conditions. The AD8065/AD8066 operate using only a 6.4 mA/amplifier typical supply current and are capable of delivering up to 30 mA of load current.


<sup>1</sup> Protected by U. S. Patent No. 6,262,633.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### APPLICATIONS

- Instrumentation
- Photodiode preamps
- Filters
- A/D drivers
- Level shifting
- Buffering

### CONNECTION DIAGRAMS



02916-E-001

The AD8065/AD8066 are high performance, high speed, FET input amplifiers available in small packages: SOIC-8, MSOP-8, and SOT-23-5. They are rated to work over the industrial temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .




Figure 2. Small Signal Frequency Response

02916-E-002

## SPECIFICATIONS

@  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 5\text{ V}$ ,  $R_L = 1\text{ k}\Omega$ , unless otherwise noted.

Table 1.

Parameter	Conditions	Min	Typ	Max	Unit	
<b>DYNAMIC PERFORMANCE</b>						
–3 dB Bandwidth	$G = +1$ , $V_O = 0.2\text{ V p-p}$ (AD8065)	100	145		MHz	
	$G = +1$ , $V_O = 0.2\text{ V p-p}$ (AD8066)	100	120		MHz	
	$G = +2$ , $V_O = 0.2\text{ V p-p}$		50		MHz	
	$G = +2$ , $V_O = 2\text{ V p-p}$		42		MHz	
	Bandwidth for 0.1 dB Flatness	$G = +2$ , $V_O = 0.2\text{ V p-p}$		7		MHz
	Input Overdrive Recovery Time	$G = +1$ , $-5.5\text{ V to }+5.5\text{ V}$		175		ns
	Output Recovery Time	$G = -1$ , $-5.5\text{ V to }+5.5\text{ V}$		170		ns
	Slew Rate	$G = +2$ , $V_O = 4\text{ V step}$	130	180		V/ $\mu\text{s}$
Settling Time to 0.1%	$G = +2$ , $V_O = 2\text{ V step}$		55		ns	
	$G = +2$ , $V_O = 8\text{ V step}$		205		ns	
<b>NOISE/HARMONIC PERFORMANCE</b>						
SFDR	$f_C = 1\text{ MHz}$ , $G = +2$ , $V_O = 2\text{ V p-p}$		–88		dBc	
	$f_C = 5\text{ MHz}$ , $G = +2$ , $V_O = 2\text{ V p-p}$		–67		dBc	
	$f_C = 1\text{ MHz}$ , $G = +2$ , $V_O = 8\text{ V p-p}$		–73		dBc	
	Third-Order Intercept	$f_C = 10\text{ MHz}$ , $R_L = 100\ \Omega$		24		dBm
Input Voltage Noise	$f = 10\text{ kHz}$		7		nV/ $\sqrt{\text{Hz}}$	
Input Current Noise	$f = 10\text{ kHz}$		0.6		fA/ $\sqrt{\text{Hz}}$	
Differential Gain Error	NTSC, $G = +2$ , $R_L = 150\ \Omega$		0.02		%	
Differential Phase Error	NTSC, $G = +2$ , $R_L = 150\ \Omega$		0.02		Degrees	
<b>DC PERFORMANCE</b>						
Input Offset Voltage	$V_{CM} = 0\text{ V}$ , SOIC package		0.4	1.5	mV	
Input Offset Voltage Drift			1	17	$\mu\text{V}/^\circ\text{C}$	
Input Bias Current	SOIC package		2	6	pA	
	$T_{MIN}$ to $T_{MAX}$		25		pA	
Input Offset Current			1	10	pA	
	$T_{MIN}$ to $T_{MAX}$		1		pA	
Open-Loop Gain	$V_O = \pm 3\text{ V}$ , $R_L = 1\text{ k}\Omega$	100	113		dB	
<b>INPUT CHARACTERISTICS</b>						
Common-Mode Input Impedance			1000    2.1		G $\Omega$    pF	
Differential Input Impedance			1000    4.5		G $\Omega$    pF	
Input Common-Mode Voltage Range						
FET Input Range		–5 to +1.7	–5.0 to +2.4		V	
Common-Mode Rejection Ratio	$V_{CM} = -1\text{ V to }+1\text{ V}$	–85	–100		dB	
	$V_{CM} = -1\text{ V to }+1\text{ V}$ (SOT-23)	–82	–91		dB	
<b>OUTPUT CHARACTERISTICS</b>						
Output Voltage Swing	$R_L = 1\text{ k}\Omega$	–4.88 to +4.90	–4.94 to +4.95		V	
	$R_L = 150\ \Omega$		–4.8 to +4.7		V	
Output Current	$V_O = 9\text{ V p-p}$ , SFDR $\geq -60\text{ dBc}$ , $f = 500\text{ kHz}$		35		mA	
Short-Circuit Current			90		mA	
Capacitive Load Drive	30% overshoot $G = +1$		20		pF	
<b>POWER SUPPLY</b>						
Operating Range		5		24	V	
Quiescent Current per Amplifier			6.4	7.2	mA	
Power Supply Rejection Ratio	$\pm\text{PSRR}$	–85	–100		dB	

# AD8065/AD8066

@  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 12\text{ V}$ ,  $R_L = 1\text{ k}\Omega$ , unless otherwise noted.

Table 2.

Parameter	Conditions	Min	Typ	Max	Unit
<b>DYNAMIC PERFORMANCE</b>					
-3 dB Bandwidth	$G = +1$ , $V_O = 0.2\text{ V p-p}$ (AD8065)	100	145		MHz
	$G = +1$ , $V_O = 0.2\text{ V p-p}$ (AD8066)	100	115		MHz
Bandwidth for 0.1 dB Flatness	$G = +2$ , $V_O = 0.2\text{ V p-p}$		50		MHz
	$G = +2$ , $V_O = 2\text{ V p-p}$		40		MHz
Input Overdrive Recovery	$G = +2$ , $V_O = 0.2\text{ V p-p}$		7		MHz
Output Overdrive Recovery	$G = +1$ , $-12.5\text{ V to }+12.5\text{ V}$		175		ns
Slew Rate	$G = -1$ , $-12.5\text{ V to }+12.5\text{ V}$		170		ns
Settling Time to 0.1%	$G = +2$ , $V_O = 4\text{ V step}$	130	180		V/ $\mu\text{s}$
	$G = +2$ , $V_O = 2\text{ V step}$		55		ns
	$G = +2$ , $V_O = 10\text{ V step}$		250		ns
<b>NOISE/HARMONIC PERFORMANCE</b>					
SFDR	$f_C = 1\text{ MHz}$ , $G = +2$ , $V_O = 2\text{ V p-p}$		-100		dBc
	$f_C = 5\text{ MHz}$ , $G = +2$ , $V_O = 2\text{ V p-p}$		-67		dBc
	$f_C = 1\text{ MHz}$ , $G = +2$ , $V_O = 10\text{ V p-p}$		-85		dBc
Third-Order Intercept	$f_C = 10\text{ MHz}$ , $R_L = 100\ \Omega$		24		dBm
Input Voltage Noise	$f = 10\text{ kHz}$		7		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 10\text{ kHz}$		1		fA/ $\sqrt{\text{Hz}}$
Differential Gain Error	NTSC, $G = +2$ , $R_L = 150\ \Omega$		0.04		%
Differential Phase Error	NTSC, $G = +2$ , $R_L = 150\ \Omega$		0.03		Degrees
<b>DC PERFORMANCE</b>					
Input Offset Voltage	$V_{CM} = 0\text{ V}$ , SOIC package		0.4	1.5	mV
Input Offset Voltage Drift			1	17	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	SOIC package		3	7	pA
	$T_{MIN}$ to $T_{MAX}$		25		pA
Input Offset Current			2	10	pA
	$T_{MIN}$ to $T_{MAX}$		2		pA
Open-Loop Gain	$V_O = \pm 10\text{ V}$ , $R_L = 1\text{ k}\Omega$	103	114		dB
<b>INPUT CHARACTERISTICS</b>					
Common-Mode Input Impedance			1000    2.1		$\text{G}\Omega$    pF
Differential Input Impedance			1000    4.5		$\text{G}\Omega$    pF
Input Common-Mode Voltage Range					V
FET Input Range		-12 to +8.5	-12.0 to +9.5		V
Common-Mode Rejection Ratio	$V_{CM} = -1\text{ V to }+1\text{ V}$	-85	-100		dB
	$V_{CM} = -1\text{ V to }+1\text{ V}$ (SOT-23)	-82	-91		dB
<b>OUTPUT CHARACTERISTICS</b>					
Output Voltage Swing	$R_L = 1\text{ k}\Omega$	-11.8 to +11.8	-11.9 to +11.9		V
	$R_L = 350\ \Omega$		-11.25 to +11.5		V
Output Current	$V_O = 22\text{ V p-p}$ , SFDR $\geq -60\text{ dBc}$ , $f = 500\text{ kHz}$		30		mA
Short-Circuit Current			120		mA
Capacitive Load Drive	30% overshoot $G = +1$		25		pF
<b>POWER SUPPLY</b>					
Operating Range		5		24	V
Quiescent Current per Amplifier			6.6	7.4	mA
Power Supply Rejection Ratio	$\pm\text{PSRR}$	-84	-93		dB

@  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ ,  $R_L = 1\text{ k}\Omega$ , unless otherwise noted.

Table 3.

Parameter	Conditions	Min	Typ	Max	Unit
<b>DYNAMIC PERFORMANCE</b>					
-3 dB Bandwidth	$G = +1$ , $V_O = 0.2\text{ V p-p}$ (AD8065)	125	155		MHz
	$G = +1$ , $V_O = 0.2\text{ V p-p}$ (AD8066)	110	130		MHz
Bandwidth for 0.1 dB Flatness	$G = +2$ , $V_O = 0.2\text{ V p-p}$		50		MHz
	$G = +2$ , $V_O = 2\text{ V p-p}$		43		MHz
Input Overdrive Recovery Time	$G = +2$ , $V_O = 0.2\text{ V p-p}$		6		MHz
Output Recovery Time	$G = +1$ , $-0.5\text{ V to }+5.5\text{ V}$		175		ns
Slew Rate	$G = -1$ , $-0.5\text{ V to }+5.5\text{ V}$		170		ns
Settling Time to 0.1%	$G = +2$ , $V_O = 2\text{ V step}$	105	160		V/ $\mu\text{s}$
	$G = +2$ , $V_O = 2\text{ V step}$		60		ns
<b>NOISE/HARMONIC PERFORMANCE</b>					
SFDR	$f_C = 1\text{ MHz}$ , $G = +2$ , $V_O = 2\text{ V p-p}$		-65		dBc
	$f_C = 5\text{ MHz}$ , $G = +2$ , $V_O = 2\text{ V p-p}$		-50		dBc
Third-Order Intercept	$f_C = 10\text{ MHz}$ , $R_L = 100\ \Omega$		22		dBm
Input Voltage Noise	$f = 10\text{ kHz}$		7		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 10\text{ kHz}$		0.6		fA/ $\sqrt{\text{Hz}}$
Differential Gain Error	NTSC, $G = +2$ , $R_L = 150\ \Omega$		0.13		%
Differential Phase Error	NTSC, $G = +2$ , $R_L = 150\ \Omega$		0.16		Degrees
<b>DC PERFORMANCE</b>					
Input Offset Voltage	$V_{CM} = 1.0\text{ V}$ , SOIC package		0.4	1.5	mV
Input Offset Voltage Drift			1	17	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	SOIC package		1	5	pA
	$T_{MIN}$ to $T_{MAX}$		25		pA
Input Offset Current			1	5	pA
	$T_{MIN}$ to $T_{MAX}$		1		pA
Open-Loop Gain	$V_O = 1\text{ V to }4\text{ V}$ (AD8065)	100	113		dB
	$V_O = 1\text{ V to }4\text{ V}$ (AD8066)	90	103		dB
<b>INPUT CHARACTERISTICS</b>					
Common-Mode Input Impedance			1000    2.1		$\text{G}\Omega$    pF
Differential Input Impedance			1000    4.5		$\text{G}\Omega$    pF
Input Common-Mode Voltage Range					V
FET Input Range		0 to 1.7	0 to 2.4		V
Common-Mode Rejection Ratio	$V_{CM} = 0.5\text{ V to }1.5\text{ V}$	-74	-100		dB
	$V_{CM} = 1\text{ V to }2\text{ V}$ (SOT-23)	-78	-91		dB
<b>OUTPUT CHARACTERISTICS</b>					
Output Voltage Swing	$R_L = 1\text{ k}\Omega$	0.1 to 4.85	0.03 to 4.95		V
	$R_L = 150\ \Omega$		0.07 to 4.83		V
Output Current	$V_O = 4\text{ V p-p}$ , SFDR $\geq -60\text{ dBc}$ , $f = 500\text{ kHz}$		35		mA
Short-Circuit Current			75		mA
Capacitive Load Drive	30% overshoot $G = +1$		5		pF
<b>POWER SUPPLY</b>					
Operating Range		5		24	V
Quiescent Current per Amplifier		5.8	6.4	7.0	mA
Power Supply Rejection Ratio	$\pm\text{PSRR}$	-78	-100		dB

## ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	26.4 V
Power Dissipation	See Figure 3
Common-Mode Input Voltage	$V_{EE} - 0.5 V$ to $V_{CC} + 0.5 V$
Differential Input Voltage	1.8 V
Storage Temperature Range	-65°C to +125°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the AD8065/AD8066 packages is limited by the associated rise in junction temperature ( $T_J$ ) on the die. The plastic encapsulating the die locally reaches the junction temperature. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the AD8065/AD8066. Exceeding a junction temperature of 175°C for an extended time can result in changes in the silicon devices, potentially causing failure.

The still air thermal properties of the package and PCB ( $\theta_{JA}$ ), ambient temperature ( $T_A$ ), and total power dissipated in the package ( $P_D$ ) determine the junction temperature of the die. The junction temperature can be calculated by

$$T_J = T_A + (P_D \times \theta_{JA})$$

The power dissipated in the package ( $P_D$ ) is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins ( $V_S$ ) times the quiescent current ( $I_S$ ). Assuming the load ( $R_L$ ) is referenced to midsupply, then the total drive power is  $V_S / 2 \times I_{OUT}$ , some of which is dissipated in the package and some in the load ( $V_{OUT} \times I_{OUT}$ ). The difference between the total drive power and the load power is the drive power dissipated in the package.

$$P_D = \text{Quiescent Power} + (\text{Total Drive Power} - \text{Load Power})$$

$$P_D = (V_S \times I_S) + \left( \frac{V_S}{2} \times \frac{V_{OUT}}{R_L} \right) - \frac{V_{OUT}^2}{R_L}$$

RMS output voltages should be considered. If  $R_L$  is referenced to  $V_{S-}$ , as in single-supply operation, then the total drive power is  $V_S \times I_{OUT}$ .

If the rms signal levels are indeterminate, then consider the worst case, when  $V_{OUT} = V_S/4$  for  $R_L$  to midsupply.

$$P_D = (V_S \times I_S) + \frac{(V_S/4)^2}{R_L}$$

In single-supply operation with  $R_L$  referenced to  $V_{S-}$ , worst case is  $V_{OUT} = V_S/2$ .




Figure 3. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

Airflow increases heat dissipation, effectively reducing  $\theta_{JA}$ . Also, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes reduce the  $\theta_{JA}$ . Care must be taken to minimize parasitic capacitances at the input leads of high speed op amps as discussed in the Layout, Grounding, and Bypassing Considerations section.

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the SOIC (125°C/W), SOT-23 (180°C/W), and MSOP (150°C/W) packages on a JEDEC standard 4-layer board.  $\theta_{JA}$  values are approximations.

### OUTPUT SHORT CIRCUIT


Shorting the output to ground or drawing excessive current for the AD8065/AD8066 will likely cause catastrophic failure.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.


OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MS-012-AA  
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 62. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8)  
 Dimensions shown in millimeters and (inches)

012407-A



COMPLIANT TO JEDEC STANDARDS MO-178-AA  
 Figure 63. 5-Lead Small Outline Transistor Package [SOT-23] (RJ-5)  
 Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-187-AA  
 Figure 64. 8-Lead Mini Small Outline Package [MSOP] (RM-8)  
 Dimensions shown in millimeters

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8065AR	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8065AR-REEL	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8065AR-REEL7	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8065ARZ <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8065ARZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8065ARZ-REEL7 <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8065ART-R2	-40°C to +85°C	5-Lead SOT-23	RJ-5	HRA
AD8065ART-REEL	-40°C to +85°C	5-Lead SOT-23	RJ-5	HRA
AD8065ART-REEL7	-40°C to +85°C	5-Lead SOT-23	RJ-5	HRA
AD8065ARTZ-R2 <sup>1</sup>	-40°C to +85°C	5-Lead SOT-23	RJ-5	HRA #
AD8065ARTZ-REEL <sup>1</sup>	-40°C to +85°C	5-Lead SOT-23	RJ-5	HRA #
AD8065ARTZ-REEL7 <sup>1</sup>	-40°C to +85°C	5-Lead SOT-23	RJ-5	HRA #
AD8066AR	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8066AR-REEL	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8066AR-REEL7	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8066ARZ <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8066ARZ-RL <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8066ARZ-R7 <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8066ARM	-40°C to +85°C	8-Lead MSOP	RM-8	H1B
AD8066ARM-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	H1B
AD8066ARM-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	H1B
AD8066ARMZ <sup>1</sup>	-40°C to +85°C	8-Lead MSOP	RM-8	H7C
AD8066ARMZ-REEL7 <sup>1</sup>	-40°C to +85°C	8-Lead MSOP	RM-8	H7C

<sup>1</sup> Z = RoHS Compliant Part, # denotes RoHS compliant product may be top or bottom marked.