## FEATURES

4 ns Propagation Delay at 5 V
Single Supply Operation: 3 V to 5 V
100 MHz Input
Latch Function
APPLICATIONS
High-Speed Timing
Clock Recovery and Clock Distribution
Line Receivers
Digital Communications
Phase Detectors
High-Speed Sampling
Read Channel Detection
PCMCIA Cards
Zero Crossing Detector
High-Speed A/D Converter
Upgrade for LT1394 and LT1016 Designs

## GENERAL DESCRIPTION

The AD8611/AD8612 are single and dual 4 ns comparators with latch function and complementary output.

Fast 4 ns propagation delay makes the AD8611/AD8612 a good choice for timing circuits and line receivers. Propagation delays for rising and falling signals are closely matched and track over temperature. This matched delay makes the AD8611/AD8612 a good choice for clock recovery, since the duty cycle of the output will match the duty cycle of the input.
The AD8611 has the same pinout as the LT1016 and LT1394, with lower supply current and a wider common-mode input range, which includes the negative supply rail.

The AD8611/AD8612 is specified over the industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ) temperature range. The AD 8611 is available in both 8 -lead MSOP and narrow SO-8 surface mount packages. The AD8612 is available in 14-lead TSSOP surface-mount package.

PIN CONFIGURATIONS

8-Lead Narrow Body SO
(SO-8)


8-Lead MSOP
(RM-8)


14-Lead TSSOP (RU-14)


REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD8611/AD8612-SPECIFICATIONS
ELECTRICAL SPECIFICATIONS ( $\mathrm{V}+=5.0 \mathrm{~V}, \mathrm{~V}-=\mathrm{V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS <br> Offset Voltage <br> Offset Voltage Drift Input Bias Current <br> Input Offset Current Input Common-Mode Voltage Range Common-Mode Rejection Ratio Large Signal Voltage Gain Input Capacitance | $\mathrm{V}_{\mathrm{OS}}$ <br> $\Delta \mathrm{V}_{\text {os }} / \Delta \mathrm{T}$ <br> $\mathrm{I}_{\mathrm{B}}$ <br> $\mathrm{I}_{\mathrm{B}}$ <br> $\mathrm{I}_{\mathrm{OS}}$ <br> $\mathrm{V}_{\mathrm{CM}}$ <br> CMRR <br> $\mathrm{A}_{\mathrm{vo}}$ <br> $\mathrm{C}_{\mathrm{IN}}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 3.0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & -6 \\ & -7 \\ & 0.0 \\ & 55 \end{aligned}$ | $\begin{aligned} & 1 \\ & 4 \\ & -4 \\ & -4.5 \\ & \\ & \\ & 85 \\ & 3,000 \\ & 3.0 \end{aligned}$ | 7 8 $\begin{aligned} & \pm 4 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{~V} \\ & \mathrm{~dB} \\ & \mathrm{~V} / \mathrm{V} \\ & \mathrm{pF} \end{aligned}$ |
| LATCH ENABLE INPUT <br> Logic " 1 " Voltage Threshold <br> Logic " 0 " Voltage Threshold <br> Logic "1" Current <br> Logic "0" Current <br> Latch Enable <br> Pulsewidth <br> Setup Time <br> Hold Time | $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\text {IL }}$ <br> $\mathrm{I}_{\mathrm{IH}}$ <br> $\mathrm{I}_{\mathrm{IL}}$ <br> $\mathrm{t}_{\mathrm{PW}(\mathrm{E})}$ <br> $\mathrm{t}_{\mathrm{s}}$ <br> $\mathrm{t}_{\mathrm{H}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{LH}}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{LL}}=0.3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & -1.0 \\ & -5 \end{aligned}$ | $\begin{aligned} & 1.65 \\ & 1.60 \\ & -0.3 \\ & -2.7 \\ & 3 \\ & 0.5 \\ & 0.5 \end{aligned}$ | 0.8 | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> ns <br> ns <br> ns |
| DIGITAL OUTPUTS <br> Logic "1" Voltage <br> Logic " 1 " Voltage <br> Logic "0" Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=50 \mu \mathrm{~A}, \Delta \mathrm{~V}_{\mathrm{IN}}>250 \mathrm{mV} \\ & \mathrm{I}_{\mathrm{OH}}=3.2 \mathrm{~mA}, \Delta \mathrm{~V}_{\mathrm{IN}}>250 \mathrm{mV} \\ & \mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}, \Delta \mathrm{~V}_{\mathrm{IN}}>250 \mathrm{mV} \end{aligned}$ |  | $\begin{aligned} & 3.35 \\ & 3.4 \\ & 0.25 \end{aligned}$ | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| DYNAMIC PERFORMANCE <br> Input Frequency <br> Propagation Delay <br> Propagation Delay Differential Propagation Delay (Rising Propagation Delay vs. Falling Propagation Delay) Rise Time Fall Time | $\mathrm{f}_{\text {MAX }}$ <br> $\mathrm{t}_{\mathrm{p}}$ <br> $t_{p}$ <br> $\Delta t_{p}$ | 400 mV p-p sine wave <br> 200 mV Step with 100 mV Overdrive ${ }^{1}$ <br> $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ <br> 100 mV Step with 5 mV Overdrive <br> 100 mV Step with 100 mV Overdrive ${ }^{1}$ <br> 20\% to $80 \%$ <br> $80 \%$ to $20 \%$ |  | $\begin{aligned} & 100 \\ & 4.0 \\ & 5 \\ & 5 \\ & \\ & 0.5 \\ & 2.5 \\ & 1.1 \end{aligned}$ | $5.5$ $2.0$ | MHz <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns |
| POWER SUPPLY <br> Power Supply Rejection Ratio V+ Supply Current ${ }^{2}$ <br> Ground Supply Current ${ }^{2}$ <br> V- Supply Current ${ }^{2}$ | $\begin{aligned} & \text { PSRR } \\ & \text { I+ } \\ & \mathrm{I}_{\mathrm{GND}} \\ & \mathrm{I}- \end{aligned}$ | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}+\leq 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ | 55 | $\begin{aligned} & 73 \\ & 5.7 \\ & 3.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \\ & 7 \\ & 7 \\ & 4 \\ & 5 \end{aligned}$ | dB <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA |

## NOTES

${ }^{1}$ Guaranteed by design.
${ }^{2}$ Per comparator.
Specifications subject to change without notice.

## ELECTRICAL SPECIFICATIONS $\left(@ V_{+}=3.0 \mathrm{~V}, \mathrm{v}-=\mathrm{V}_{\text {bun }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS <br> Offset Voltage <br> Input Bias Current <br> Input Common-Mode Voltage Range Common-Mode Rejection Ratio | $\begin{aligned} & \mathrm{V}_{\mathrm{OS}} \\ & \mathrm{I}_{\mathrm{B}} \\ & \mathrm{I}_{\mathrm{B}} \\ & \mathrm{~V}_{\mathrm{CM}} \\ & \mathrm{CMRR} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 1.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -6 \\ & -7 \\ & 0 \\ & 55 \end{aligned}$ | $\begin{aligned} & 1 \\ & -4.0 \\ & -4.5 \end{aligned}$ | $7$ $1.0$ | $\begin{aligned} & \mathrm{mV} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{~V} \\ & \mathrm{~dB} \end{aligned}$ |
| OUTPUT CHARACTERISTICS Output High Voltage Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}>250 \mathrm{mV} \\ & \mathrm{I}_{\mathrm{OL}}=+3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}>250 \mathrm{mV} \end{aligned}$ | $1.2{ }^{1}$ |  | 0.3 | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| POWER SUPPLY <br> Power Supply Rejection Ratio <br> Supply Currents V+ Supply Current ${ }^{2}$ <br> Ground Supply Current ${ }^{2}$ <br> V-Supply Current ${ }^{2}$ | PSRR $\mathrm{I}+$ $\mathrm{I}_{\mathrm{GND}}$ $\mathrm{I}-$ | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}+\leq 6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ |  | 46 4.5 2.5 2 | $\begin{aligned} & 6.5 \\ & 10 \\ & 3.5 \\ & 5.5 \\ & 3.5 \\ & 4.8 \end{aligned}$ | dB <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| DYNAMIC PERFORMANCE Propagation Delay | $\mathrm{t}_{\mathrm{P}}$ | 100 mV Step with 20 mV Overdrive $^{3}$ |  | 4.5 | 6.5 | ns |

NOTES
${ }^{1}$ Output high voltage without pull-up resistor. It may be useful to have a pull-up resistor to $\mathrm{V}+$ for 3 V operation.
${ }^{2}$ Per comparator.
${ }^{3}$ Guaranteed by design.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

| Total Analog Supply Voltage | 7.0 V |
| :---: | :---: |
| Digital Supply Voltage | 7.0 V |
| Input Voltage ${ }^{1}$ | $\pm 4 \mathrm{~V}$ |
| Differential Input Voltage | $\pm 5 \mathrm{~V}$ |
| Output Short-Circuit Duration to GND | Indefinite |
| Storage Temperature Range |  |
| R, RU, RM Packages | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Junction Temperature Range |  |
| R, RU, RM Packages | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature Range (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |


| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}{ }^{2}$ | $\boldsymbol{\theta}_{\mathbf{J C}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 8-Lead SO (R) | 158 | 43 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Lead MSOP (RM) | 240 | 43 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 14-Lead TSSOP (RU) | 240 | 43 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## NOTES

${ }^{1}$ The analog input voltage is equal to $\pm 4 \mathrm{~V}$ or the analog supply voltage, whichever is less.
${ }^{2} \theta_{\mathrm{JA}}$ is specified for the worst-case conditions, i.e., $\theta_{\mathrm{JA}}$ is specified for device in socket for P-DIP and $\theta_{\mathrm{JA}}$ is specified for device soldered in circuit board for SOIC and TSSOP packages.

ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Description | Package <br> Option | Branding <br> Information |
| :--- | :--- | :--- | :--- | :--- |
| AD8611ARM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Micro SOIC | RM-8 | G1A |
| AD8611AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Small Outline IC | SO-8 |  |
| AD8612ARU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead Thin Shrink Small Outline | RU-14 |  |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8611/AD8612 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper

## AD8611/AD8612



Figure 1. Propagation Delay Over Temperature


Figure 2. Propagation Delay vs. Overdrive


Figure 3. Propagation Delay vs. Load Capacitance


Figure 4. Propagation Delay vs. Source Resistance


Figure 5. Propagation Delay vs. Supply Voltage


Figure 6. Propagation Delay vs. Common-Mode Voltage


Figure 7. Offset Voltage vs. Temperature


Figure 8. Supply Current vs. Input Frequency


Figure 9. Latch Setup and Hold Time Over Temperature


Figure 10. Output Low Voltage vs. Load Current (Sinking) Over Temperature


Figure 11. Output High Voltage vs. Load Current (Sourcing) Over Temperature


Figure 12. Supply Current vs. Temperature


Figure 13. $I_{G N D}$ vs. Temperature


Figure 14. $I_{S Y}-$ vs. Temperature


TIME - 2ns/DIV
Figure 15. Rising Edge Response


Figure 16. Falling Edge Response


Figure 17. Response to a 50 MHz 100 mV Input Sine Wave

## Optimizing High-Speed Performance

As with any high-speed comparator or amplifier, proper design and layout should be used to ensure optimal performance from the AD8611/AD8612. Excess stray capacitance or improper grounding can limit the maximum performance of high-speed circuitry.
Minimizing resistance from the source to the comparator's input is necessary to minimize the propagation delay of the circuit. Source resistance, in combination with the equivalent input capacitance of the AD8611/AD8612 creates an R-C filter that could cause a lagged voltage rise at the input to the comparator. The input capacitance of the AD8611/AD8612 in combination with stray capacitance from an input pin to ground results in several picofarads of equivalent capacitance. Using a surface-mount package and a minimum of input trace length, this capacitance is typically around 3 pF to 5 pF . A combination of $3 \mathrm{k} \Omega$ source resistance and 3 pF of input capacitance yields a time constant of 9 ns , which is slower than the 4 ns propagation delay of the AD8611/AD8612. Source impedances should be less than $1 \mathrm{k} \Omega$ for best performance.
Another important consideration is the proper use of power supply bypass capacitors around the comparator. A $1 \mu \mathrm{~F}$ bypass capacitor should be placed within 0.5 inches of the device between each power supply pin and ground. Another 10 nF ceramic capacitor should be placed as close as possible to the device in parallel with the $1 \mu \mathrm{~F}$ bypass capacitor. The $1 \mu \mathrm{~F}$ capacitor will reduce any potential voltage ripples from the power supply, and the 10 nF capacitor acts as a charge reservoir for the comparator during high-frequency switching.
A continuous ground plane on the PC board is also recommended to maximize circuit performance. A ground plane can be created by using a continuous conductive plane over the surface of the circuit board, only allowing breaks in the plane for necessary traces and vias. The ground plane provides a low inductive current return path for the power supply, thus eliminating any potential differences at different ground points throughout the circuit board caused from "ground bounce." A proper ground plane will also minimize the effects of stray capacitance on the circuit board.

## Upgrading the LT1394 and LT1016

The AD8611 single comparator is pin-for-pin compatible with the LT1394 and LT1016 and offers an improvement in propagation delay over both comparators. These devices can easily be replaced with the higher performance AD8611, but there are differences and it is useful to check that these ensure proper operation.
The five major differences between the AD8611 and the LT1016 include input voltage range, input bias currents, propagation delay, output voltage swing, and power consumption. Input commonmode voltage is found by taking the average of the two voltages at the inputs to the comparator. The LT1016 has an input voltage range from 1.25 V above the negative supply to 1.5 V below the positive supply. The AD8611 input voltage range extends down to the negative supply voltage to within 2 V of $\mathrm{V}+$. If the input common-mode voltage could be exceeded, input signals should be shifted or attenuated to bring them into range, keeping in mind the note about source resistance in Optimizing High-Speed Performance.
Example: An AD8611 power from a 5 V single supply has its noninverting input connected to 1 V peak-to-peak high-frequency signal centered around 2.3 V and its inverting input connected to a fixed 2.5 V reference voltage. The worst-case input common-mode voltage to the AD8611 is 2.65 V . This is well below the 3.0 V input
common-mode voltage range to the comparator. Note that signals much greater than 3.0 V will result in increased input currents and may cause the comparator to operate more slowly.
The input bias current to the AD8611 is $7 \mu \mathrm{~A}$ maximum over temperature $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$. This is identical to the maximum input bias current for the LT1394, and half of the maximum $\mathrm{I}_{\mathrm{B}}$ for the LT1016. Input bias currents to the AD8611 and LT1394 flow out from the comparator's inputs, as opposed to the LT1016 whose input bias current flows into its inputs. Using low value resistors around the comparator and low impedance sources will minimize any potential voltage shifts due to bias currents.
The AD8611 is able to swing within 200 mV of ground and within 1.5 V of positive supply voltage. This is slightly more output voltage swing than the LT1016. The AD8611 also uses less current than the LT1016, 5 mA as compared to 25 mA of typical supply current.
The AD8611 has a typical propagation delay of 4 ns , compared to the LT1394 and LT1016, whose propagation delays are typically 7 ns and 10 ns , respectively.

## Maximum Input Frequency and Overdrive

The AD8611 can accurately compare input signals up to 100 MHz with less than 10 mV of overdrive. The level of overdrive required increases with ambient temperature, with up to 50 mV of overdrive recommended for a 100 MHz input signal and an ambient temperature of $+85^{\circ} \mathrm{C}$.
It is not recommend to use an input signals with a fundamental frequency above 100 MHz as the AD 8611 could draw up to 20 mA of supply current and the outputs may not settle to a definite state. The device will return to its specified performance once the fundamental input frequency returns to below 100 MHz .

## Output Loading Considerations

The AD8611 can deliver up to 10 mA of output current without increasing its propagation delay. The outputs of the device should not be connected to more than 40 TTL input logic gates or drive less than $400 \Omega$ of load resistance.
The AD8611 output has a typical output swing between ground and 1 V below the positive supply voltage. Decreasing the output load resistance to ground will lower the maximum output voltage due to the increase in output current. Table I shows the typical output high voltage versus load resistance to ground.

Table I. Maximum Output Voltage vs. Resistive Load

| Output Load <br> to Ground | V+ - Vout, HI <br> (typ) |
| :--- | :--- |
| $300 \Omega$ | 1.5 V |
| $500 \Omega$ | 1.3 V |
| $1 \mathrm{k} \Omega$ | 1.2 V |
| $10 \mathrm{k} \Omega$ | 1.1 V |
| $>20 \mathrm{k} \Omega$ | 1.0 V |

Connecting a $500 \Omega-2 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}+$ on the output will help increase the output voltage closer to the positive rail; in this configuration, however, the output voltage will not reach its maximum until at least 20 ns to 50 ns after the output voltage switches. This is due to the R-C time constant between the pull-up resistor and the output and load capacitances. The output pull-up resistor will not improve propagation delay.

## AD8611/AD8612

The AD8611 is stable with all values of capacitive load; however, loading an output with greater than 30 pF will increase the propagation delay of that channel. Capacitive loads greater than 500 pF will also create some ringing on the output wave. Table II shows propagation delay versus several values of load capacitance. The loading on one output of the AD8611 does not affect the propagation delay of the other output.

Table II. Propagation Delay vs. Capacitive Load

| $\mathbf{C}_{\mathbf{L}}$ | $\boldsymbol{\tau}_{\mathbf{P D}}$ Rising | $\boldsymbol{\tau}_{\mathbf{P D}}$ Falling |
| :--- | :--- | :--- |
| $<10 \mathrm{pF}$ | 3.5 ns | 3.5 ns |
| 33 pF | 5 ns | 5 ns |
| 100 pF | 8 ns | 7 ns |
| 390 pF | 14.5 ns | 10 ns |
| 680 pF | 26 ns | 15 ns |

Using the Latch to Maintain a Constant Output
The latch input to the AD8611/AD8612 can be used to retain data at the output of the comparator. When the latch voltage goes high, the output voltage will remain in its previous state, independent of changes in the input voltage.
The setup time for the AD8611/AD8612 is 0.5 ns and the hold time is 0.5 ns . Setup time is defined as the minimum amount of time the input voltage must remain in a valid state before the latch is activated for the latch to function properly. Hold time is defined as the amount of time the input must remain constant after the latch voltage goes high for the output to remain latched its voltage.
The latch input is TTL and CMOS compatible, so a logic high is a minimum of 2.0 V and a logic low is a maximum of 0.8 V . The latch circuitry in the AD8611/AD8612 has no built-in hysteresis.

## Input Stage and Bias Currents

The AD8611 and AD8612 use a bipolar PNP differential input stage. This enables the input common-mode voltage range to extend from within 2.0 V of the positive supply voltage to 200 mV below the negative supply voltage. Therefore, using a single 5 V supply, the input common-mode voltage range is -200 mV to +3.0 V . Input common-mode voltage is the average of the voltages at the two inputs. For proper operation, the input common-mode voltage should be kept within the common-mode voltage range.
The input bias current for the AD8611/AD8612 is $4 \mu \mathrm{~A}$, which is the amount of current that flows from each input of the comparator. This bias current will go to zero on an input that is high and will double on an input that is low, which is a characteristic common to any bipolar comparator. Care should be taken in choosing resistances to be connected around the comparator as large resistors could cause significant voltage drops due to the input bias current.
The input capacitance for the AD8611/AD8612 is typically 3 pF . This is measured by inserting a $5 \mathrm{k} \Omega$ source resistance in series with the input and measuring the change in propagation delay.

## Using Hysteresis

Hysteresis can easily be added to a comparator through the addition of positive feedback. Adding hysteresis to a comparator offers an advantage in noisy environments where it is not desirable for the output to toggle between states when the input signal is close to the switching threshold. Figure 18 shows a simple method for configuring the AD8611 or AD8612 with hysteresis.


Figure 18. Configuring the AD8611/AD8612 with Hysteresis
Here, the input signal is connected directly to the inverting input of the comparator. The output is fed back to the noninverting input through R1 and R2. The ratio of R1 to R1 + R2 establishes the width of the hysteresis window with $\mathrm{V}_{\text {REF }}$ setting the center of the window, or the average switching voltage. The Q output will switch low when the input voltage is greater than $\mathrm{V}_{\mathrm{HI}}$, and will not switch high again until the input voltage is less than $\mathrm{V}_{\mathrm{LO}}$ as given in Equation 1:

$$
\begin{gather*}
V_{H I}=\left(V_{+}-1.5-V_{R E F}\right) \frac{R 1}{R 1+R 2}+V_{R E F}  \tag{1}\\
V_{L O}=V_{R E F} \times \frac{R 2}{R 1+R 2}
\end{gather*}
$$

Where $V_{+}$is the positive supply voltage.
The capacitor $\mathrm{C}_{\mathrm{F}}$ is optional and can be added to introduce a pole into the feedback network. This has the effect of increasing the amount of hysteresis at high frequencies, which is useful when comparing relatively slow signals in high-frequency noise environments. At frequencies greater than $f_{P}$, the hysteresis window approaches $\mathrm{V}_{\mathrm{HI}}=\mathrm{V}_{+}-1.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{LO}}=0 \mathrm{~V}$. For frequencies less than $f_{\mathrm{P}}$, the threshold voltages remain as in Equation 1.

## Clock Timing Recovery

Comparators are often used in digital systems to recover clock timing signals. High-speed square waves transmitted over a distance, even tens of centimeters, can become distorted due to stray capacitance and inductance. Poor layout or improper termination can also cause reflections on the transmission line, further distorting the signal waveform. A high-speed comparator can be used to recover the distorted waveform while maintaining a minimum of delay.
Figure 19 shows the AD8611 used to recover a $65 \mathrm{MHz}, 100 \mathrm{mV}$ peak-to-peak distorted clock signal into a 4 V peak-to-peak square wave. The lower trace is the input to the AD8611 and the upper trace is the Q output from the comparator. The AD8611 is powered from a 5 V single supply.


Figure 19. Using the AD8611 to Recover a Noisy Clock Signal

## A 5 V High-Speed Window Comparator

A window comparator circuit is used to detect when a signal is between two fixed voltages. The AD8612 can be used to create a high-speed window comparator, as shown in Figure 20. Here, the reference window voltages are set as:

$$
V_{H I}=\frac{R 2}{R 1+R 2} \quad V_{L O}=\frac{R 4}{R 3+R 4}
$$

The output of the A1 comparator will go high when the input signal exceeds $V_{H I}$, and the output of A2 will go high only when $\mathrm{V}_{\text {IN }}$ drops below $V_{L O}$. When the input voltage is between $\mathrm{V}_{\mathrm{HI}}$ and $\mathrm{V}_{\mathrm{LO}}$, both comparator outputs will be low, turning off both Q1 and Q2, thus driving $V_{\text {out }}$ to a high state. If the input signal goes outside of the reference voltage window, then $\mathrm{V}_{\text {OUT }}$ will go low.
To ensure a minimum of switching delay, high-speed transistors are recommended for Q1 and Q2. Using the AD8612 with 2N3960 transistors provides a total propagation delay from $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {OUT }}$ of less than 10 ns .

Table III. Window Comparator Output States

| V OuT | Input Voltage |
| :--- | :--- |
| $=200 \mathrm{mV}$ | $\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{LO}}$ |
| +5 V | $\mathrm{~V}_{\mathrm{LO}}<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{HI}}$ |
| $=200 \mathrm{mV}$ | $\mathrm{V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{HI}}$ |



Figure 20. A High-Speed Window Comparator

## AD8611/AD8612

SPICE Model

* AD8611 SPICE Macro-Model Typical Values
* 1/2000, Ver. 1.0
* TAM / ADSC
* 
* Node assignments

| * | non-inverting input |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| * | $\mid$ | inverting input |  |  |  |  |  |  |
| * | $\mid$ | $\mid$ | positive supply |  |  |  |  |  |
| * | $\mid$ | $\mid$ | $\mid$ | negative supply |  |  |  |  |
| * | $\mid$ | $\mid$ | $\mid$ | $\mid$ | Latch |  |  |  |
| * | $\mid$ | $\mid$ | $\mid$ | $\mid$ | $\mid$ | DGND |  |  |
| * | $\mid$ | $\mid$ | $\mid$ | $\mid$ | $\mid$ | $\mid$ | Q |  |
| * | $\mid$ | $\mid$ | $\mid$ | $\mid$ | $\mid$ | $\mid$ | $\mid$ | QNOT |
| * | $\mid$ | $\mid$ | $\mid$ | $\mid$ | $\mid$ | $\mid$ | $\mid$ | $\mid$ |
| .SUBCKT AD8611 | 1 | 2 | 99 | 50 | 80 | 51 | 45 | 65 |

* 
* INPUT STAGE
* 
* 

Q1 435 PIX
Q2 625 PIX

IBIAS 995 800E-6
RC1 450 1E3
RC2 650 1E3
CL1 $4 \quad 6$ 3E-13
CIN $1 \quad 2$ 3E-12
VCM1 $99 \quad 7$ DC 1.9
D1 $5 \quad 7$ DX
EOS 31 POLY(1) $(31,98) \quad 1 \mathrm{E}-31$
*

* Reference Voltages
* 

EREF 980 POLY(2) $(99,0)(50,0) 00.50 .5$
RREF 980 100E3
*

* CMRR=66dB, ZERO AT 1 kHz
* 

ECM1 3098 POLY(2) $(1,98)(2,98) 00.50 .5$
RCM1 3031 10E3
RCM2 31985
CCM1 3031 15.9E-9
*

* Latch Section
* 

```
RX 80 51 100E3
E1 10 98 (4,6) 1
S1 10 11 (80,51) SLATCH1
R2 11 12 1
C3 12 98 5.4E-12
E2 13 98 (12,98) 1
R3 12 13 500
*
* Power Supply Section
*
GSY1 99 52 POLY(1) (99,50) 4E-3 -2.6E-4
GSY2 52 50 POLY(1) (99,50) 3.7E-3 -.6E-3
RSY 52 51 10
*
* Gain Stage Av=250 fp=100MHz
*
G2 98 20 (12,98) 0.25
R1 20 98 1000
C1 20 98 10E-13
E3 97 0 (99,0) 1
E4 52 0 (51,0) 1
V1 97 21 DC 0.8
V2 22 52 DC 0.8
D2 20 21 DX
D3 22 20 DX
*
* Q Output
*
Q3 99 41 46 NOX
Q4 47 42 51 NOX
RB1 43 41 2000
RB2 40 42 2000
CB1 99 41 0.5E-12
CB2 42 51 1E-12
RO1 46 44 1
D4 44 45 DX
RO2 47 45 500
EO1 97 43 (20,51) 1
EO2 40 51 (20,51) 1
*
* Q NOT Output
*
Q5 99 61 66 NOX
Q6 67 62 51 NOX
RB3 63 61 2000
```


## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


14-Lead Thin Shrink Small Outline
(RU-14)


This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.

