# Application Note AN4146 Design Guidelines for Quasi－Resonant Converters Using FSCQ－series Fairchild Power Switch（FPS ${ }^{\text {M }}$ ） 


#### Abstract

In general，a Quasi－Resonant Converter（QRC）shows lower EMI and higher power conversion efficiency compared to the conventional hard switched converter with a fixed switching frequency．Therefore，it is well suited for color TV applications that are noise sensitive．This application note presents practical design considerations of Quasi－Resonant Converters for color TV applications employing FSCQ－ series FPS $^{\text {TM }}$（Fairchild Power Switch）．It includes


designing the transformer，output filter and sync network， selecting the components and closing the feedback loop．The step－by－step design procedure described in this application note will help engineers design Quasi－Resonant Converter easily．To make the design process more efficient，a software design tool，FPS design assistant which contains all the equations described in this application note，is also provided． The design procedure is verified through an experimental prototype converter．


Figure 1．Basic Quasi－Resonant Converter（QRC）Using FPS（Color TV Application）

## 1．Introduction

The FSCQ－series FPS ${ }^{\text {TM }}$（Fairchild Power Switch）is an integrated Pulse Width Modulation（PWM）controller and Sense FET specifically designed for Quasi－resonant off－line Switch Mode Power Supplies（SMPS）with minimal external components．Compared with discrete MOSFET and PWM controller solution，it can reduce total cost，component count，
size and weight，while simultaneously increasing efficiency， productivity，and system reliability．
Figure 1 shows the basic schematic of an FPS based Quasi－ Resonant Converter for the color TV application，which also serves as the reference circuit for the design process described in this application note．An experimental converter from the design example has been built and tested to show the validity of the design procedure．

## 2. Step-by-step Design Procedure



Figure 2. Flow Chart of Design Procedure

In this section, a design procedure is presented using the schematic of Figure 1 as a reference. Figure 2 illustrates the design flow chart. The detailed design procedures are as follows:

## [STEP-1] Define the system specifications

- Line voltage range ( $V_{\text {line }}{ }^{m i n}$ and $V_{\text {line }}{ }^{m a x}$ ).
- Line frequency $\left(f_{L}\right)$.
- Maximum output power $\left(P_{o}\right)$.
- Estimated efficiency $\left(E_{f f}\right)$ : The power conversion efficiency must be estimated to calculate the maximum input power. If no reference data is available, set $E_{f f}=0.7 \sim 0.75$ for low voltage output applications and $E_{f f}=0.8 \sim 0.85$ for high voltage output applications. In the case of Color TV applications, the typical efficiency is $80 \sim 83 \%$.

With the estimated efficiency, the maximum input power is given by

$$
\begin{equation*}
P_{i n}=\frac{P_{0}}{E_{f f}} \tag{1}
\end{equation*}
$$

For multiple output SMPS, the load occupying factor for each output is defined as

$$
\begin{equation*}
K_{L(n)}=\frac{P_{o(n)}}{P_{o}} \tag{2}
\end{equation*}
$$

where $P_{o(n)}$ is the maximum output power for the n-th output. For single output SMPS, $K_{L(1)}=1$. It is assumed that $V_{o 1}$ is the reference output that is regulated by the feedback control in normal operation.
[STEP-2] Determine DC link capacitor ( $C_{D C}$ ) and the DC link voltage range.

Typically, the DC link capacitor is selected as 2-3uF per watt of input power for universal input range ( $85-265 \mathrm{Vrms}$ ) and 1uF per watt of input power for European input range (195V265 Vrms). With the DC link capacitor selected, the minimum DC link voltage is obtained as

$$
\begin{equation*}
V_{D C}{ }^{\text {min }}=\sqrt{2 \cdot\left(V_{\text {line }}{ }^{\text {min }}\right)^{2}-\frac{P_{i n} \cdot\left(1-D_{c h}\right)}{C_{D C} \cdot f_{L}}} \tag{3}
\end{equation*}
$$

where $C_{D C}$ is the DC link capacitor and $D_{c h}$ is the duty cycle ratio for $C_{D C}$ to be charged as defined in Figure 3, which is typically about 0.2 . $P_{\text {in }}, V_{\text {line }}{ }^{m i n}$ and $f_{L}$ are specified in STEP-1.

The maximum DC link voltage is given as

$$
\begin{equation*}
V_{D C}{ }^{\max }=\sqrt{2} V_{\text {line }}^{\max } \tag{4}
\end{equation*}
$$

where $V_{\text {line }}{ }^{\text {max }}$ is specified in STEP-1.


Figure 3. DC Link Voltage Waveform

## [STEP-3] Determine the reflected output voltage ( $\mathbf{V}_{\mathrm{RO}}$ )

Figure 4 shows the typical waveforms of the drain voltage of Quasi-resonant flyback converter. When the MOSFET is turned off, the DC link voltage ( $V_{D C}$ ) together with the output voltage reflected to the primary $\left(V_{R O}\right)$ is imposed on the MOSFET and the maximum nominal voltage across the $\operatorname{MOSFET}\left(V_{d s}{ }^{n o m}\right)$ is

$$
\begin{equation*}
V_{d s}^{n o m}=V_{D C}{ }^{\max }+V_{R O} \tag{5}
\end{equation*}
$$

where $V_{D C}{ }^{\text {max }}$ is as specified in equation (4). By increasing $V_{R O}$, the capacitive switching loss and conduction loss of the MOSFET are reduced. However, this increases the voltage stress on the MOSFET as shown in Figure 4. Therefore, $V_{R O}$ should be determined by a trade-off between the voltage margin of the MOSFET and the efficiency. It is typical to set $V_{R O}$ as $120 \sim 180 \mathrm{~V}$ so that $V_{d s}{ }^{\text {norm }}$ is $490 \sim 550 \mathrm{~V}$ ( $75 \sim 85 \%$ of MOSFET rated voltage).


Figure 4. The Typical Waveform of MOSFET Drain Voltage for Quasi Resonant Converter

## [STEP-4] Determine the transformer primary side inductance ( $\mathrm{L}_{\mathrm{m}}$ )

Figure 5 shows the typical waveforms of MOSFET drain current, secondary diode current and the MOSFET drain voltage of a Quasi-Resonant Converter. During $\mathrm{T}_{\text {OFF, }}$, the current flows through the secondary side rectifier diode and the MOSFET drain voltage is clamped at $\left(V_{D C}+V_{R O}\right)$. When the secondary side current reduces to zero, the drain voltage begins to drop because of the resonance between the effective output capacitor of the MOSFET and the primary side inductance ( $L_{m}$ ). To minimize the switching loss, the FSCQ-series is designed to turn on the MOSFET when the drain voltage reaches its minimum voltage ( $V_{D C}-V_{R O}$ ).


Figure 5. Typical Waveforms of Quasi-Resonant Converter

To determine the primary side inductance ( $\mathrm{L}_{\mathrm{m}}$ ), the following variables should be determined beforehand.

- The minimum switching frequency $\left(f_{s}{ }^{\text {min }}\right.$ ) : The minimum switching frequency occurs at the minimum input voltage and full load condition, which should be higher than the minimum switching frequency of FPS $(20 \mathrm{kHz})$. By increasing $f_{s}^{m i n}$, the transformer size can be reduced. However, this results in increased switching losses. Therefore determine $f_{s}{ }^{\text {min }}$ by a trade-off between switching losses and transformer size. Typically, $f_{s}{ }^{m i n}$ is set to be around 25 kHz .
- The falling time of the MOSFET drain voltage ( $T_{F}$ ) : As shown in Figure 5, the MOSFET drain voltage fall time is half of the resonant period of the MOSFET's effective output capacitance and primary side inductance. By increasing $T_{F}$, EMI can be reduced. Meanwhile, this forces an increase of the resonant capacitor ( Cr ) resulting in increased switching losses. The typical value for $T_{F}$ is 2-2.5us.

After determining $f_{s}^{m i n}$ and $T_{F}$, the maximum duty cycle is calculated as

$$
\begin{equation*}
D_{\max }=\frac{V_{R O}}{V_{R O}+V_{D C}^{\min }} \cdot\left(1-f_{S}^{\min } \times T_{F}\right) \tag{6}
\end{equation*}
$$

where $V_{D C}{ }^{\text {min }}$ is specified in equation (3) and $V_{R O}$ is determined in STEP-3.
Then, the primary side inductance is obtained as

$$
\begin{equation*}
L_{m}=\frac{\left(V_{D C}{ }^{\min } \cdot D_{\max }\right)^{2}}{2 \cdot f_{\mathrm{s}}^{\min } \cdot P_{i n}} \tag{7}
\end{equation*}
$$

where $P_{i n}, V_{D C}{ }^{\min }$ and $D_{\max }$ are specified in equations (1), (3), and (6), respectively and $f_{s}{ }^{m i n}$ is the minimum switching frequency.
Once $L_{m}$ is determined, the maximum peak current and RMS current of the MOSFET in normal operation are obtained as

$$
\begin{align*}
& I_{d s}^{\text {peak }}=\frac{V_{D C}{ }^{\text {min }} D_{\max }}{L_{m} f_{s}^{\min }}  \tag{8}\\
& I_{d s}^{r m s}=\sqrt{\frac{D_{\max }}{3}} \cdot I_{d s}^{\text {peak }} \tag{9}
\end{align*}
$$

where $V_{D C}{ }^{\text {min }}, D_{\max }$ and $L_{m}$ are specified in equations (3), (6) and (7), respectively and $f_{s}^{\text {min }}$ is the minimum switching frequency.

## [STEP-5] Choose the proper FPS considering input power and peak drain current.

With the resulting maximum peak drain current of the MOSFET ( $I_{d s}{ }^{\text {peak }}$ ) from equation (8), choose the proper FPS whose the pulse-by-pulse current limit level ( $I_{\text {LIM }}$ ) is higher than $I_{d s}{ }^{\text {peak. }}$. Since FPS has $\pm 12 \%$ tolerance of $I_{\text {LIM }}$, there should be some margin for $I_{L I M}$ when choosing the proper FPS device. Table 1 shows the lineups of FSCQ-series with rated output power and pulse-by-pulse current limit.

| Maximum Output Power |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PRODUCT | 230 VAC <br> $\pm 15 \%$ | $85-265 \mathrm{Vac}$ | $\mathrm{I}_{\text {LIM }}(\mathrm{A})$ |  |  |
|  |  | Min | Typ | Max |  |
| FSCQ0565RT | 70 W | 60 W | 3.08 | 3.5 | 3.92 |
| FSCQ0765RT | 100 W | 85 W | 4.4 | 5 | 5.6 |
| FSCQ0965RT | 130 W | 110 W | 5.28 | 6 | 7.84 |
| FSCQ1265RT | 170 W | 140 W | 6.16 | 7 | 7.84 |
| FSCQ1465RT | 190 W | 160 W | 7.04 | 8 | 8.96 |
| FSCQ1565RT | 210 W | 170 W | 7.04 | 8 | 8.96 |
| FSCQ1565RP | 250 W | 210 W | 10.12 | 11.5 | 12.88 |

Table 1. FPS Lineups with Rated Output Power

## [STEP-6] Determine the proper core and the minimum

 primary turns.Table 2 shows the commonly used cores for C-TV application for different output powers. When designing the transformer, consider the maximum flux density swing in normal operation $(\Delta B)$ as well as the maximum flux density in transient ( $B_{\max }$ ). The the maximum flux density swing in normal operation is related to the hysteresis loss in the core while the maximum flux density in transient is related to the core saturation.

With the chosen core, the minimum number of turns for the transformer primary side to avoid the over temperature in the core is given by

$$
\begin{equation*}
N_{P}^{\min }=\frac{L_{m} I_{d s}^{\text {peak }}}{\Delta B A_{e}} \times 10^{6} \tag{10}
\end{equation*}
$$

where $L_{m}$ is specified in equation (7), $I_{d s}{ }^{\text {peak }}$ is the peak drain current specified in equation (8), $A_{e}$ is the crosssectional area of the transformer core in $\mathrm{mm}^{2}$ as shown in Figure 6 and $\Delta B$ is the maximum flux density swing in tesla. If there is no reference data, use $\Delta B=0.25 \sim 0.30 \mathrm{~T}$.
Since the MOSFET drain current exceeds $I_{d s}{ }^{p e a k}$ and reaches $I_{L I M}$ in a transient or fault condition, the transformer should be designed not to be saturated when the MOSFET drain current reaches $I_{L I M}$. Therefore, the maximum flux density $\left(B_{\max }\right)$ when drain current reaches $I_{L I M}$ should be also considered as

$$
\begin{equation*}
N_{P}^{m i n}=\frac{L_{m} I_{L I M}}{B_{\max } A_{e}} \times 10^{6} \tag{11}
\end{equation*}
$$

where $L_{m}$ is specified in equation (7), $I_{L M}$ is the pulse-bypulse current limit, $A_{e}$ is the cross-sectional area of the core in $\mathrm{mm}^{2}$ as shown in Figure 6 and $B_{\max }$ is the maximum flux density in tesla. Figure 7 shows the typical characteristics of ferrite core from TDK (PC40). Since the core is saturated at low flux density as the temperature goes high, consider the high temperature characteristics. If there is no reference data, use $B_{\text {max }}=0.35 \sim 0.4 \mathrm{~T}$.
The primary turns should be determined as less than $N_{p}{ }^{m i n}$ values obtained from equation (10) and (11).


Figure 6. Window Area and Cross Sectional Area


Figure 7. Typical B-H Characteristics of Ferrite Core (TDK/PC40)

| Output Power | Core |
| :---: | :---: |
| $70-100 \mathrm{~W}$ | EER35 |
| $100-150 \mathrm{~W}$ | EER40 |
|  | EER42 |
| $150-200 \mathrm{~W}$ | EER49 |

Table 2. Commonly Used Cores for C-TV Applications
[STEP-7] Determine the number of turns for each output and Vcc auxiliary circuit

Figure 8 shows the simplified diagram of the transformer. It is assumed that $V_{o 1}$ is the reference output that is regulated by the feedback control in normal operation. It is also assumed that linear regulator is connected to $V_{o 2}$ to supply a stable voltage for MCU.

First, calculate the turns ratio (n) between the primary winding and reference output $\left(\mathrm{V}_{01}\right)$ winding as a reference as in

$$
\begin{equation*}
n=\frac{V_{R 0}}{V_{o 1}+V_{F 1}} \tag{12}
\end{equation*}
$$

where $V_{R O}$ is determined in STEP-3 and $V_{o 1}$ is the reference output voltage and $V_{F 1}$ is the forward voltage drop of diode $\left(D_{R 1}\right)$.

Then, determine the appropriate integer for $N_{s 1}$ so that the resulting $N_{p}$ is larger than $N_{p}{ }^{m i n}$ as

$$
\begin{equation*}
N_{p}=n \cdot N_{s 1}>N_{p}^{\min } \tag{13}
\end{equation*}
$$

where $n$ is obtained in equation (12) and $N_{p}$ and $N_{s 1}$ are the number of turns for the primary side and the reference output, respectively.

The number of turns for the other output ( $n$-th output) is determined as

$$
\begin{equation*}
N_{s(n)}=\frac{V_{o(n)}+V_{F(n)}}{V_{o 1}+V_{F 1}} \cdot N_{s 1} \tag{14}
\end{equation*}
$$

where $V_{o(n)}$ is the output voltage and $V_{F(n)}$ is the diode $\left(D_{R(n)}\right)$ forward voltage drop of the n-th output, respectively.


Figure 8. Simplified Diagram of the Transformer

- Vcc winding design : As shown in Figure 9, FSCQ-series drops all the outputs including the Vcc auxiliary voltage $\left(V_{a}\right)$ in standby mode to minimize the power consumption. Because the Vcc auxiliary voltage $\left(V_{a}\right)$ changes a over wide range, a regulation circuit using zener diode is typically used to provide a stable supply voltage (Vcc) for FPS in normal operation, as shown in Figure 8. It is typical to design the regulation circuit so that the Vcc voltage is regulated as 18 V in normal operation and is above Vcc stop voltage (9V) by $2 \sim 3 V$ in standby operation as shown in Figure 9. After FSCQ-series enters into standby mode, the current consumed by FPS drops below 500uA and the voltage drop across $R_{c c}$ is negligible.


Figure 9. Output Voltage Drop in Standby Mode

In standby mode, $V_{o 2}$ is regulated by the feedback control and the voltage drop ratio of the $V_{o 2}$ winding is defined in

$$
\begin{equation*}
K_{\text {drop }}=\frac{V_{02}^{\text {stby }}+V_{F 2}}{V_{02}^{\text {normal }}+V_{F 2}} \tag{15}
\end{equation*}
$$

where $V_{F 2}$ is the diode forward voltage drop of the $D_{R 2}$, and $V_{o 2}{ }^{\text {normal }}$ and $V_{o 2}{ }^{\text {stby }}$ are the output voltages of $V_{o 2}$ in normal mode and standby mode, respectively, as shown in Figure 9.

Assuming that the Vcc auxiliary voltage $\left(V_{a}\right)$ is reduced with the ratio of $K_{d r o p}, V_{a}$ in normal mode is obtained as

$$
\begin{equation*}
V_{a}^{\text {normal }}=\frac{V_{a}^{\text {stby }}+V_{F a}}{K_{d r o p}}-V_{F 2} \tag{16}
\end{equation*}
$$

where $V_{a}^{\text {stby }}$ is the minimum voltage of $V_{a}$ in standby mode, which should be larger than Vcc stop voltage of FPS (typically 9V). Notice that the operating current is reduced in standby mode and therefore the voltage drop across $R_{c c}$ is negligible. It is typical to have a voltage margin of 2-3V when determining $V_{a}^{\text {stby }}$.
After determining $V_{a}^{\text {normal }}$, the number of turns for the Vcc auxiliary winding $\left(N_{a}\right)$ is obtained as

$$
\begin{equation*}
N_{a}=\frac{V_{a}^{n o r m a l}+V_{F a}}{V_{o 1}+V_{F 1}} \cdot N_{s 1} \tag{17}
\end{equation*}
$$

where $V_{F a}$ is the forward voltage drop of $D_{a}$ as defined in Figure 8.

- Vcc drop resistor $\left(\mathbf{R}_{\mathbf{c c}}\right)$ : The current consumed by FPS in normal operation is given by

$$
\begin{equation*}
I_{c c}=I_{o p}+I_{d r v} \tag{18}
\end{equation*}
$$

where $I_{o p}$ and $I_{d r v}$ are the currents required for IC operation and MOSFET gate drive, respectively. $I_{o p}$ is given in the data sheet and $I_{d r v}$ is obtained as

$$
\begin{equation*}
I_{d r v}=V_{c c} \cdot C_{i s s} \cdot f_{s} \tag{19}
\end{equation*}
$$

where $C_{i s s}$ is the input capacitance of the MOSFET and $f_{s}$ is the switching frequency. When considering $I_{d r v}$, it is typical to assume that $V_{c c}$ is $\mathrm{Vz}(18 \mathrm{~V})$ and $f_{s}$ is 90 kHz .
The condition for the Vcc drop resistor $\left(\mathrm{R}_{\mathrm{cc}}\right)$ is given by

$$
\begin{equation*}
R_{c c}<\frac{V_{c o}{ }^{\text {normal }}-V_{z}}{I_{c c}} \tag{20}
\end{equation*}
$$

The heat dissipation of $R_{c c}$ in normal operation is given by

$$
\begin{equation*}
P_{a}=\frac{\left(v_{c o}{ }^{\text {normal }}-v_{z}\right)^{2}}{R_{c c}} \tag{21}
\end{equation*}
$$

where $V_{z}$ is the zener breakdown voltage (typically 18 V ).
When a large voltage drop of more than 20 V is required, application circuit shown in Figure 11 is preferred to minimize the power dissipation in the voltage drop circuit.


Figure. 10 Vcc Auxiliary Circuit for a Large Voltage Drop

## [STEP-8] Determine the startup resistor

Figure 10 shows the typical circuit of Vcc winding for FSCQ-series. Initially, FPS consumes only startup current (max 50uA) before it begins switching. Therefore, the current supplied through the startup resistor ( $R_{s t r}$ ) can charge the capacitors $C_{a 1}$ and $C_{a 2}$ while supplying startup current to FPS. When Vcc reaches start voltage of $15 \mathrm{~V}\left(\mathrm{~V}_{\text {Start }}\right)$, FPS begins switching and the current consumed by FPS increases. Then, the current required by FPS is supplied from the transformer's auxiliary winding.


Figure. 11 Startup and Vcc Auxiliary Circuit

- Startup resistor ( $\mathbf{R}_{\text {str }}$ ) : The average of the minimum current supplied through the startup resistor is given by

$$
\begin{equation*}
I_{\text {sup }} \operatorname{avg}=\left(\frac{\sqrt{2} \cdot V_{\text {line }}{ }^{\min }}{\pi}-\frac{v_{\text {start }}}{2}\right) \cdot \frac{1}{R_{\text {str }}} \tag{22}
\end{equation*}
$$

where $V_{\text {line }}{ }^{\text {min }}$ is the minimum input voltage, $V_{\text {start }}$ is the start voltage ( 15 V ) of FPS and $R_{s t r}$ is the startup resistor. The startup resistor should be chosen so that $I_{\text {sup }}{ }^{a v g}$ is larger than the maximum startup current (50uA). If not, Vcc can not be charged up to the start voltage and FPS will fail to start up.

The maximum startup time is determined as

$$
\begin{equation*}
T_{\text {str }}^{\max }=C_{e} \cdot \frac{V_{\text {start }}}{\left(I_{\text {sup }}^{a v g}-l_{\text {start }}^{\max }\right)} \tag{23}
\end{equation*}
$$

Where $C_{e}$ is the effective Vcc capacitor $\left(C_{a 1}+C_{a 2}\right)$ and $I_{\text {start }}{ }^{\text {max }}$ is the maximum startup current (50uA) of FPS.

Once the startup resistor $\left(R_{s t r}\right)$ is determined, the maximum approximate power dissipation in $R_{s t r}$ is obtained as

$$
\begin{equation*}
P_{\text {str }}=\frac{1}{R_{\text {str }}} \cdot\left(\frac{\left(v_{\text {line }} \max ^{2}+v_{\text {start }}{ }^{2}\right.}{2}-\frac{2 \sqrt{2} \cdot v_{\text {start }} \cdot v_{\text {line }} \max }{\pi}\right) \tag{24}
\end{equation*}
$$

where $V_{\text {line }}{ }^{\text {max }}$ is the maximum input voltage, which is specified in STEP-1. The startup resistor should have a proper dissipation rating based on the value of $P_{\text {str }}$.

## [STEP-9] Determine the wire diameter for each

 winding based on the RMS current of each output.The RMS current of the n-th secondary winding is obtained as

$$
\begin{equation*}
I_{\sec (n)}^{r m s}=I_{d s}^{r m s} \sqrt{\frac{1-D_{\max }}{D_{\max }}} \cdot \frac{V_{R O} \cdot K_{L(n)}}{\left(V_{o(n)}+V_{F(n)}\right)} \tag{25}
\end{equation*}
$$

where $D_{\text {max }}$ and $I_{d s}{ }^{r m s}$ are specified in equations (6) and (9), $V_{o(n)}$ is the output voltage of the n-th output, $\mathrm{V}_{F(n)}$ is the diode $\left(D_{R(n)}\right)$ forward voltage drop, $V_{R O}$ is specified in STEP-3 and $K_{L(n)}$ is the load occupying factor for n-th output defined in equation (2).
The current density is typically $5 \mathrm{~A} / \mathrm{mm}^{2}$ when the wire is long ( $>1 \mathrm{~m}$ ). When the wire is short with a small number of turns, a current density of $6-10 \mathrm{~A} / \mathrm{mm}^{2}$ is also acceptable. Avoid using wire with a diameter larger than 1 mm to avoid severe eddy current losses as well as to make winding easier. For high current output, it is recommended using parallel windings with multiple strands of thinner wire to minimize skin effect.

Check if the winding window area of the core, $A_{w}$ (refer to Figure 6) is enough to accommodate the wires. The required winding window area $\left(A_{w r}\right)$ is given by

$$
\begin{equation*}
A_{w r}=A_{c} / K_{F} \tag{26}
\end{equation*}
$$

where $A_{c}$ is the actual conductor area and $K_{F}$ is the fill factor. Typically the fill factor is $0.2 \sim 0.25$ for single output applications and $0.15 \sim 0.2$ for multiple outputs applications. If the required window $\left(A_{w r}\right)$ is larger than the actual window area $\left(A_{w}\right)$, go back to the STEP-6 and change the core to a bigger one. Sometimes it is impossible to change the core due to cost or size constraints. In that case, reduce $\mathrm{V}_{R O}$ in STEP-3 or increase $f_{s}{ }^{\text {min }}$, which reduces the primary side inductance $\left(L_{m}\right)$ and the minimum number of turns for the primary ( $N_{p}{ }^{\text {min }}$ ) shown in equation (7) and (10).
[STEP-10] Choose the proper rectifier diodes in the secondary side based on the voltage and current ratings.
The maximum reverse voltage and the rms current of the rectifier diode $\left(D_{R(n)}\right)$ of the n-th output are obtained as

$$
\begin{align*}
V_{D(n)} & =V_{o(n)}+\frac{V_{D C}{ }^{\max } \cdot\left(V_{o(n)}+V_{F(n)}\right)}{V_{R O}}  \tag{27}\\
I_{D(n)}^{r m s} & =I_{d s}^{r m s} \sqrt{\frac{1-D_{\max }}{D_{\max }}} \cdot \frac{V_{R O} K_{L(n)}}{\left(V_{o(n)}+V_{F(n)}\right)} \tag{28}
\end{align*}
$$

where $K_{L(n)}, V_{D C}{ }^{\text {max }}, D_{\max }$ and $I_{d s}^{r m s}$ are specified in equations (2), (4), (6) and (9), respectively, $V_{R O}$ is specified in STEP-3, $V_{o(n)}$ is the output voltage of the n-th output and $V_{F(n)}$ is the diode $\left(D_{R(n)}\right)$ forward voltage drop. The typical
voltage and current margins for the rectifier diode are as follows

$$
\begin{align*}
& V_{R R M}>1.3 \cdot V_{D(n)}  \tag{29}\\
& I_{F}>1.5 \cdot I_{D(n)}^{r m s} \tag{30}
\end{align*}
$$

where $V_{R R M}$ is the maximum reverse voltage and $I_{F}$ is the average forward current of the diode.

A quick selection guide for the Fairchild Semiconductor rectifier diodes is given in Table 3. In this table, $t_{r r}$ is the maximum reverse recovery time.

| Ultra Fast Recovery Diode |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Products | V $_{\text {RRM }}$ | $\mathbf{I}_{\mathbf{F}}$ | $\mathbf{t}_{\mathrm{rr}}$ | Package |
| EGP10B | 100 V | 1 A | 50 ns | DO-41 |
| UF4002 | 100 V | 1 A | 50 ns | DO-41 |
| EGP20B | 100 V | 2 A | 50 ns | DO-15 |
| EGP30B | 100 V | 3 A | 50 ns | DO-210AD |
| FES16BT | 100 V | 16 A | 35 ns | TO-220AC |
| EGP10C | 150 V | 1 A | 50 ns | DO-41 |
| EGP20C | 150 V | 2 A | 50 ns | DO-15 |
| EGP30C | 150 V | 3 A | 50 ns | DO-210AD |
| FES16CT | 150 V | 16 A | 35 ns | TO-220AC |
| EGP10D | 200 V | 1 A | 50 ns | DO-41 |
| UF4003 | 200 V | 1 A | 50 ns | DO-41 |
| EGP20D | 200 V | 2 A | 50 ns | DO-15 |
| EGP30D | 200 V | 3 A | 50 ns | DO-210AD |
| FES16DT | 200 V | 16 A | 35 ns | TO-220AC |
| EGP10F | 300 V | 1 A | 50 ns | DO-41 |
| EGP20F | 300 V | 2 A | 50 ns | DO-15 |
| EGP30F | 300 V | 3 A | 50 ns | DO-210AD |
| EGP10G | 400 V | 1 A | 50 ns | DO-41 |
| UF4004 | 400 V | 1 A | 50 ns | DO-41 |
| EGP20G | 400 V | 2 A | 50 ns | DO-15 |
| EGP30G | 400 V | 3 A | 50 ns | DO-210AD |
| UF4005 | 600 V | 1 A | 75 ns | DO-41 |
| EGP10J | 600 V | 1 A | 75 ns | DO-41 |
| EGP20J | 600 V | 2 A | 75 ns | DO-15 |
| EGP30J | 600 V | 3 A | 75 ns | DO-210AD |
| UF4006 | 800 V | 1 A | 75 ns | TO-41 |
| UF4007 | 1000 V | 1 A | 75 ns | TO-41 |

Table 3. Fairchild Diode Quick Selection Table

## [STEP-11] Determine the output capacitors considering

 the voltage and current ripple.The ripple current of the n-th output capacitor $\left(C_{o(n)}\right)$ is obtained as

$$
\begin{equation*}
I_{c a p(n)}{ }^{r m s}=\sqrt{\left(I_{D(n)}{ }^{r m s}\right)^{2}-I_{o(n)}{ }^{2}} \tag{31}
\end{equation*}
$$

where $I_{O(n)}$ is the load current of the n-th output and $I_{D(n)} r m s$ is specified in equation (28). The ripple current should be smaller than the maximum ripple current specification of the capacitor. The voltage ripple on the n-th output is given by

$$
\begin{equation*}
\Delta V_{o(n)}=\frac{I_{o(n)} D_{\max }}{C_{o(n)} f_{\mathrm{s}}^{\min }}+\frac{{ }_{d \mathrm{~d}}{ }^{p e a k} V_{R O} R_{C(n)} K_{L(n)}}{\left(V_{o(n)}+V_{F(n)}\right)} \tag{32}
\end{equation*}
$$

where $C_{o(n)}$ is the capacitance, $R_{C(n)}$ is the effective series resistance (ESR) of the n-th output capacitor, $K_{L(n)}, D_{\max }$ and $I_{d s}{ }^{\text {peak }}$ are specified in equations (2), (6) and (8) respectively, $V_{R O}$ is specified in STEP-3, $I_{o(n)}$ and $V_{o(n)}$ are the load current and output voltage of the n-th output, respectively and $V_{F(n)}$ is the diode $\left(D_{R(n)}\right)$ forward voltage drop.

Sometimes it is impossible to meet the ripple specification with a single output capacitor due to the high ESR of the electrolytic capacitor. In those cases, use additional LC filter stages (post filter) to reduce the ripple on the output.

## [STEP-12] Design the synchronization network.

The FSCQ-series employs a quasi-resonant switching technique to minimize the switching noise and loss. In this technique, a capacitor $\left(C_{r}\right)$ is added between the MOSFET drain and source as shown in Figure 12. The basic waveforms of a Quasi-Resonant Converter are shown in Figure 13. The external capacitor lowers the rising slope of drain voltage, which reduces the EMI caused by the MOSFET turn-off. To minimize the MOSFET switching loss, the MOSFET should be turned on when the drain voltage reaches its minimum value as shown in Figure 13.

The optimum MOSFET turn-on time is indirectly detected by monitoring the Vcc winding voltage as shown in Figure 12 and 13. The output of the sync detect comparator (CO) becomes high when the sync voltage ( $V_{\text {sync }}$ ) exceeds 4.6 V and low when the $V_{\text {sync }}$ reduces below 2.6 V . The MOSFET is turned on at the falling edge of the sync detect comparator output (CO).


Figure. 12 Synchronization Circuit

The peak value of the sync signal is determined by the voltage divider network $R_{S Y 1}$ and $R_{S Y 2}$ as

$$
\begin{equation*}
V_{\text {sync }}^{p k}=\frac{R_{S Y 2}}{R_{S Y 1}+R_{S Y 2}} \cdot v_{a}^{\text {normal }} \tag{33}
\end{equation*}
$$

where $V_{a}^{\text {normal }}$ is the Vcc auxiliary voltage in normal mode. Choose the voltage divider $R_{S Y 1}$ and $R_{S Y 2}$ so that the peak value of sync voltage $\left(V_{\text {sync }}{ }^{p k}\right)$ is lower than the OVP threshold voltage (12V) to avoid triggering OVP in normal operation. It is typical to set $V_{\text {sync }}{ }^{p k}$ to be $8 \sim 10 \mathrm{~V}$.
To synchronize the $V_{\text {sync }}$ with the MOSFET drain voltage, the sync capacitor ( $C_{S Y}$ ) should be chosen so that $T_{F}$ is same as $T_{Q}$ as shown in Figure 13. $T_{F}$ and $T_{Q}$ are given as

$$
\begin{equation*}
T_{F}=\pi \cdot \sqrt{L_{m} \cdot C_{e o}} \tag{34}
\end{equation*}
$$

$$
\begin{equation*}
T_{Q}=R_{S Y 2} \cdot C_{S Y} \cdot \ln \left(\frac{V_{a}^{\text {normal }}}{2.6} \cdot \frac{R_{S Y 2}}{R_{S Y 1}+R_{S Y 2}}\right) \tag{35}
\end{equation*}
$$

where $L_{m}$ is the primary side inductance of the transformer, $N_{s}$ and $N_{a}$ are the number of turns for the output winding and Vcc winding, respectively, $V_{a}^{\text {normal }}$ is the Vcc auxiliary voltage in normal mode and $C_{e o}$ is the effective MOSFET output capacitance ( $C_{\text {oss }}+C_{r}$ ).


Figure. 13 Synchronization Waveforms

## [STEP-13] Design voltage drop circuit for the burst operation.



Figure 14. Typical Feedback Circuit to Drop Output Voltage in Standby Mode

To minimize the power consumption in the standby mode, FSCQ-series employs burst operation. Once FPS enters into burst mode, all output voltages and effective switching frequencies are reduced. Figure 14 shows the typical output voltage drop circuit for C-TV applications. Under normal
operation, the picture on signal is applied and the transistor $Q_{1}$ is turned on, which de-couples $R_{3}, D_{z}$ and $D_{1}$ from the feedback network. Thus, only $V_{o 1}$ is regulated by the feedback circuit in normal operation and is determined as

$$
\begin{equation*}
V_{01}=2.5 \cdot\left(\frac{R_{1}+R_{2}}{R_{2}}\right) \tag{36}
\end{equation*}
$$

Figure 15 shows the standby mode operation waveforms. In standby mode, the picture on signal is disabled and the transistor $Q_{1}$ is turned off, which couples $R_{3}, D_{z}$ and $D_{1}$ to the reference pin of KA431. If $R_{3}$ is much smaller than $R_{1}$, $V_{o 2}$ is dominant in the feedback loop. Before $V_{o 2}$ drops to $V_{o 2}{ }^{\text {stby }}$, the voltage on the reference pin of KA431 is higher than 2.5 V , which increases the current through the opto LED. This pulls down the feedback voltage ( $V_{F B}$ ) of FPS and forces to stop switching. Once FPS stops switching, $V_{o 2}$ decrease, and when $V_{o 2}$ reaches $V_{o 2}{ }^{\text {stby }}$, the current through the opto LED decreases allowing the feedback voltage to rise. When the feedback voltage reaches 0.4 V , FPS resumes switching with a predetermined peak drain current. Assuming that the forward voltage drop of $D_{1}$ is 0.5 V , the approximate output voltage for $V_{o 2}$ in standby mode is given by

$$
\begin{equation*}
v_{02}^{\text {stby }}=v_{Z B}+0.5+2.5 \tag{37}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{ZB}}$ is the zener breakdown voltage of $D_{z}$.


Figure 15. Burst Operation Waveforms
[STEP-14] Design the feedback control circuit.
Since FSCQ-series employs current mode control as shown
in Figure 16, the feedback loop can be easily implemented with a one-pole and one-zero compensation circuit. The current control factor of FPS, $K$ is defined as

$$
\begin{equation*}
K=\frac{I_{p k}}{V_{F B}}=\frac{I_{L I M}}{V_{F B s a t}} \tag{38}
\end{equation*}
$$

where $I_{p k}$ is the peak drain current and $V_{F B}$ is the feedback voltage for a given operating condition, $I_{\text {LIM }}$ is the current limit of the FPS and $V_{F B s a t}$ is the internal feedback saturation voltage, which is typically 2.5 V .

In order to express the small signal AC transfer functions, the small signal variations of feedback voltage ( $v_{F B}$ ) and controlled output voltage ( $v_{o 1}$ ) are introduced as $\hat{v}_{F B}$ and $\hat{v}_{o 1}$.


Figure 16. Control Block Diagram

For quasi-resonant flyback converter, the control-to-output transfer function using current mode control is given by

$$
\begin{align*}
G_{v c} & =\frac{\hat{v}_{o 1}}{\hat{v}_{F B}} \\
& =\frac{K \cdot R_{L} V_{D C}\left(N_{p} / N_{s 1}\right)}{2\left(2 V_{R O}+v_{D C}\right)} \cdot \frac{\left(1+s / w_{z}\right)\left(1-s / w_{r z}\right)}{1+s / w_{p}} \tag{39}
\end{align*}
$$

where $V_{D C}$ is the DC input voltage, $R_{L}$ is the effective total load resistance of the controlled output, which is defined as $V_{o 1}{ }^{2} / P_{o}, N_{p}$ and $N_{s 1}$ are specified in STEP-7, $V_{R O}$ is specified in STEP-3, $V_{o 1}$ is the reference output voltage, $P_{o}$ is specified in STEP-1 and $K$ is specified in equation (38). The pole and zeros of equation (39) are defined as

$$
w_{z}=\frac{1}{R_{c 1} C_{o 1}}, w_{r z}=\frac{R_{L}(1-D)^{2}}{D L_{m}\left(N_{s 1} N_{p}\right)^{2}} \text { and } w_{p}=\frac{(1+D)}{R_{L} C_{o 1}}
$$

where $L_{m}$ is specified in equation (7), $D$ is the duty cycle of
the FPS, $C_{01}$ is the output capacitor of $\mathrm{V}_{01}$ and $R_{C 1}$ is the ESR of $C_{o 1}$.

When the converter has more than one output, the low frequency control-to-output transfer function is proportional to the parallel combination of all load resistance, adjusted by the square of the turns ratio. Therefore, the effective load resistance is used in equation (39) instead of the actual load resistance of $V_{o 1}$. Notice that there is a right half plane (RHP) zero ( $w_{r z}$ ) in the control-to-output transfer function of equation (39). Because the RHP zero reduces the phase by 90 degrees, the crossover frequency should be placed below the RHP zero.
Figure 17 shows the variation of a quasi-resonant flyback converter control-to-output transfer function for different input voltages. This figure shows the system poles and zeros together with the DC gain change for different input voltages. The gain is highest at the high input voltage condition and the RHP zero is lowest at the low input voltage condition.

Figure 18 shows the variation of a quasi-resonant flyback converter control-to-output transfer function for different loads. This figure shows that the gain between $f_{p}$ and $f_{z}$ does not change for different loads and the RHP zero is lowest at the full load condition.
The feedback compensation network transfer function of Figure 16 is obtained as

$$
\begin{equation*}
\frac{\hat{v_{F B}}}{\hat{v_{o 1}}}=-\frac{w_{i}}{s} \cdot \frac{1+s / w_{z c}}{1+s / w_{p c}} \tag{40}
\end{equation*}
$$

where $w_{i}=\frac{R_{B} \cdot C T R}{R_{1} R_{D} C_{F}}, w_{z c}=\frac{1}{R_{F} C_{F}}, w_{p c}=\frac{1}{R_{B} C_{B}}$
and $R_{B}$ is the internal feedback bias resistor of FPS, which is typically $2.8 \mathrm{k} \Omega, C T R$ is the current transfer ratio of opto coupler and $R_{1}, R_{D}, R_{F}, C_{F}$ and $C_{B}$ are shown in Figure 16.


Figure 17. QR Flyback Converter Control to Output Transfer Function Variation for Different Input Voltages


Figure 18. QR Flyback Converter Contro to Output Transfer Function Variation for Different Loads

When the input voltage and the load current vary over a wide range, determining the worst case for the feedback loop design is difficult. The gain together with zeros and poles varies according to the operating conditions.
One simple and practical solution to this problem is designing the feedback loop for low input voltage and full load condition with enough phase and gain margin. The RHP zero is lowest at low input voltage and full load condition. The gain increases only about 6 dB as the operating condition is changed from the lowest input voltage to the highest input voltage condition under universal input condition.

The procedure to design the feedback loop is as follows
(a) Set the crossover frequency $\left(f_{c}\right)$ below $1 / 3$ of RHP zero to minimize the effect of the RHP zero. Set the crossover frequency below half of the minimum switching frequency $\left(f_{s}{ }^{\text {min }}\right.$ ).
(b) Determine the DC gain of the compensator $\left(w_{i} / w_{z c}\right)$ to cancel the control-to-output gain at $f_{c}$.
(c) Place a compensator zero $\left(f_{z c}\right)$ around $f_{C} 3$.
(d) Place a compensator pole $\left(f_{p c}\right)$ around $3 f_{c}$.


Figure 19. Compensator Design

When determining the feedback circuit component, there are some restrictions as described below:
(a) Design the voltage divider network of $R_{1}$ and $R_{2}$ to provide 2.5 V to the reference pin of the KA431. The relationship between $R_{1}$ and $R_{2}$ is given as

$$
\begin{equation*}
R_{2}=\frac{2.5 \cdot R_{1}}{V_{o 1}-2.5} \tag{41}
\end{equation*}
$$

where $V_{o 1}$ is the reference output voltage.
(b) The capacitor connected to feedback pin $\left(C_{B}\right)$ is related to the shutdown delay time in an overload condition by

$$
\begin{equation*}
T_{\text {delay }}=\left(V_{S D}-2.5\right) \cdot C_{B} \Lambda_{\text {delay }} \tag{42}
\end{equation*}
$$

where $V_{S D}$ is the shutdown feedback voltage and $I_{\text {delay }}$ is the shutdown delay current. Typical values for $\mathrm{V}_{\mathrm{SD}}$ and $\mathrm{I}_{\text {delay }}$ are 7.5 V and 5 uA , respectively. In general, a $20 \sim 50 \mathrm{~ms}$ delay is typical for most applications. Because $C_{B}$ also determines the high frequency pole ( $w_{p c}$ ) of the compensator transfer function as shown in equation (40), too large a $C_{B}$ can limit the control bandwidth by placing $w_{p c}$ at too low a frequency. Typical value for $C_{B}$ is $10-50 \mathrm{nF}$.
(c) The resistors $R_{\text {bias }}$ and $R_{D}$ used together with the optocoupler H11A817A and the shunt regulator KA431 should be designed to provide proper operating current for the KA431 and to guarantee the full swing of the feedback voltage for the FPS device chosen. In general, the minimum cathode voltage and current for the KA431 are 2.5 V and 1 mA , respectively. Therefore, $R_{\text {bias }}$ and $R_{D}$ should be designed to satisfy the following conditions.

$$
\begin{align*}
& \frac{V_{\text {bias }}-V_{O P}-2.5}{R_{D}}>I_{F B}  \tag{43}\\
& \frac{V_{O P}}{R_{\text {bias }}}>1 \mathrm{~mA} \tag{44}
\end{align*}
$$

where $V_{\text {bias }}$ is the KA431 bias voltage as shown in Figure 16 and $V_{O P}$ is opto-diode forward voltage drop, which is typically $1 \mathrm{~V} . I_{F B}$ is the feedback current of FPS, which is typically 1 mA .

## 3. Design Example Using FPS Design Assistant

| Application | Device | Input Voltage | Output Power | Output Voltage <br> (Rated Current) | Ripple Spec |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Color TV | FSCQ0765RT | $85-265 \mathrm{Vac}$ | 83 W | $125 \mathrm{~V}(0.4 \mathrm{~A})$ | $\pm 5 \%$ |
|  |  | $(60 \mathrm{~Hz})$ |  | $24 \mathrm{~V}(0.5 \mathrm{~A})$ | $\pm 5 \%$ |
|  |  |  |  | $18 \mathrm{~V}(0.5 \mathrm{~A})$ | $\pm 5 \%$ |
|  |  |  |  | $12 \mathrm{~V}(1.0 \mathrm{~A})$ | $\pm 5 \%$ |

## FAIRCHILD

SEMICONDUCTOR ${ }^{\text {m }}$
FPS Design Assistant for AN4146
Ver 1.00
by H.S. Choi
Blue cells are the input parameters
Red cells are the output parameters

| 1. Define the system specifications |  |
| :--- | ---: |
| Minimum Line voltage $\left(V_{\text {line }}^{m i n}\right)$ | $85 \mathrm{~V} . \mathrm{rms}$ |
| Maximum Line voltage $\left(V_{\text {line }}{ }^{\text {max }}\right)$ | $265 \mathrm{~V} . \mathrm{rms}$ |
| Line frequency $\left(f_{L}\right)$ | 60 Hz |



- It is assumed that the efficiency is $83 \%$ at the minimum input voltage and full load condition.

```
2. Determine DC link capacitor and DC link voltage range
DC link capacitor ( }\mp@subsup{C}{DC}{}\mathrm{ )
    220 uF
Minimum DC link voltage ( }\mp@subsup{V}{DC}{}\mp@subsup{}{}{min})
    9 1 ~ V ~
Maximum DC link voltage ( }\mp@subsup{V}{DC}{}\mp@subsup{}{}{max})
    375 V
```

- Since the maximum input power is 101.2 W , the DC link capacitor is set to be 220 uF by $2 \mathrm{uF} / \mathrm{Watt}$.

```
3. Determine the reflected output ( }\mp@subsup{\textrm{V}}{\textrm{RO}}{}\mathrm{ )
    Output voltage reflected to primary (V (VO)
    Maximum nominal Drain voltage ( }\mp@subsup{\textrm{V}}{\textrm{ds}}{}\mp@subsup{}{}{\mathrm{ nom}})
    126 V
    501 V
```

- $\mathrm{V}_{\mathrm{RO}}$ is set to be 126 V so that $\mathrm{V}_{\mathrm{ds}}{ }^{\text {nom }}$ should be about $77 \%$ of $\mathrm{BV}_{\mathrm{dss}}$

| 4. Determine transformer primary side inductance (Lm) |  |  |
| :---: | :---: | :---: |
| Drain voltage falling time ( $T_{F}$ ) | 2.3 | us |
| Minimum Switching frequency of FPS ( $\mathrm{f}_{\text {s_min }}$ ) | 24 | kH |
| Maximum duty cycle ( $\mathrm{D}_{\max }$ ) = | 0.55 |  |
| Primary side inductance $\left(L_{m}\right)=$ | 514 | uH |
| Maximum peak drain current ( $\left.I_{\text {ds }}{ }^{\text {peak }}\right)=$ | 4.05 | A |
| RMS drain current ( $l_{\text {ds }}{ }^{\text {ms }}$ ) $=$ | 1.73 | A |



- Considering the tolerance of $12 \%$, FSCQ0765RT is chosen, whose pulse-by-pulse current limit is 5A (typical).

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Peak Current Limit (Note3) | LLIM | - | 4.4 | 5.0 | 5.6 | A |

```
6. Determine the proper core and the minimum primary turns
Maximum flux density swing in normal mode ( \(\angle\)
\(0.30 \mathrm{~T} \quad->\quad \mathrm{N}_{\mathrm{p}}>63.69 \mathrm{~T}\)
Maximum flux density in transient \(\left(\mathrm{B}_{\text {sat }}\right)\)
\(0.38 \mathrm{~T} \quad->\quad \mathrm{N}_{\mathrm{p}}>62.07 \mathrm{~T}\)
Cross sectional area of core ( \(\mathrm{A}_{\mathrm{e}}\) )
Minimum primary turns \(\left(N_{p}{ }^{\text {min }}\right)=\)
\(109 \mathrm{~mm}^{2}\)
63.7 T
```

- EER3540 core is chosen, whose cross sectional area is $109 \mathrm{~mm}^{2}$.

7. Determine the number of turns for each output and Vcc drop circuit

| Vo2 in standby mode ( $\mathrm{V}_{02}{ }^{\text {stby }}$ ) | 8.0 | V | $\mathrm{V}_{\mathrm{o} 2}=24 \mathrm{~V}$ in normal mode |
| :---: | :---: | :---: | :---: |
| Vcc auxiliary voltage drop ratio ( $\mathrm{K}_{\text {drop }}$ ) $=$ | 0.37 |  |  |
| Minimum $\mathrm{V}_{\mathrm{a}}$ in standby mode ( $\mathrm{V}_{\mathrm{a}}^{\text {stby }}$ ) | 13.0 | V |  |
| $\mathrm{V}_{\mathrm{a}}$ in normal mode $\left(\mathrm{V}^{\text {normal }}\right)=$ | 37.7 |  |  |


|  | $\mathrm{V}_{\mathrm{F}(\mathrm{n})}$ |  | \# of turns |  |
| :---: | :---: | :---: | :---: | :---: |
| Winding for Va (37.7V) | 1.2 V | 19.7 | => | 20 T |
| Winding for Vo1 (125V) | 1.2 V | 64 | \#> | 64 T |
| Winding for Vo2 (24V) | 1.2 V | 12.8 | => | 13 T |
| Winding for Vo3 (18V) | 1.2 V | 9.7 | => | 10 T |
| Winding for Vo4 (12V) | 1.2 V | 6.7 | \#> | 7 T |
| Winding for Vo5 (V) | V | 0.0 | \#> | 0 T |
| Number of turns for primary winding ( $N_{D}$ ) = | 64 T | > 63.7 |  |  |
|  | --->enough turns |  |  |  |
| Ungapped AL value (AL) | 3130 n |  |  |  |
| Gap length (G) ; center pole gap = | 1.04337 m |  |  |  |

Maximum operating current of FPS $\left(I_{o p}\right)$
MOSFET input capacitance ( $\mathrm{C}_{\text {iss }}$ )
Breakdown voltage of Vcc zener diode Current consummed by FPS (Icc) = Vcc drop resistor (Rcc)
Power dissipation of Rcc =


- In standby mode, $\mathrm{V}_{\mathrm{o} 2}$ is reduced from 24 V to 8 V . In order to prevent Vcc under voltage lockout in standby mode, $\mathrm{V}_{\mathrm{a}}$ in standby mode is designed as 13 V . Then, $\mathrm{V}_{\mathrm{a}}$ would be 37.7 V in normal mode.
-Assuming that the maximum switching frequency is 90 kHz , the maximum current consumed by FPS is 9 mA . Vcc resistor is determined as $1.5 \mathrm{k} \Omega$.


## 8. Determine the startup resistor

Maximum Startup current of FPS $\left(I_{\text {start }}\right)$
Startup resistor
Effective Vcc capacitor (Ce)
Maximum dissipation in startup resistor $=$
Maximum startup time $\left(\mathrm{T}_{\text {str }}{ }^{\text {max }}\right)=$

| 50 | uA |  |  |
| ---: | :--- | :--- | :--- |
| 240 | $\mathrm{k} \Omega$ | $<$ | $616 \mathrm{k} \Omega$ |
| 20 | uF |  |  |
| $\underline{0.13}$ | W | at | 265 Vac |
| $\underline{3.83}$ | s | at | 85 Vac |

9. Determine the wire diameter for each winding

|  | Diameter |  | Parallel |  | $\mathrm{I}_{\mathrm{D}(\mathrm{n})}^{\text {rms }}$ |  | (A/mm ${ }^{2}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Primary winding | 0.6 | mm | $\times$ | 1 | 1.7 | A | 6.1 |
| Winding for Vcc (37.7V) | 0.3 | mm | $\times$ | 1 | 0.1 | A | 1.4 |
| Winding for Vo1 (125V / 0.4A) | 0.5 | mm | $\times$ | 1 | 0.9 | A | 4.8 |
| Winding for Vo2 (24V / 0.5A) | 0.4 | mm | $\times$ | 2 | 1.1 | A | 4.5 |
| Winding for Vo3 (18V / 0.5A) | 0.4 | mm | $\times$ | 2 | 1.1 | A | 4.5 |
| Winding for Vo4 (12V / 1A) | 0.5 | mm | $\times$ | 2 | 2.2 | A | 5.5 |
| Winding for Vo5 (V / A) |  | mm | $\times$ |  | \#\#\#\#\# | A | \#\#\#\# |
| Copper area $\left(\mathrm{A}_{\mathrm{c}}\right)=$ | 40.56 | $\mathrm{mm}^{2}$ |  |  |  |  |  |
| Fill factor ( $\mathrm{K}_{\mathrm{F}}$ ) | 0.2 |  |  |  |  |  |  |
| Required window area ( $\mathrm{A}_{\text {wr }}$ ) | $\underline{202.78}$ | $\mathrm{mm}^{2}$ |  |  |  |  |  |

- For each winding, the diameter of wire is determined so that the current density should be about $5 \mathrm{~A} / \mathrm{mm}^{2}$
- For EER3540 core, the winding window area is $223 \mathrm{~mm}^{2}$. Assuming a fill factor of 0.2 , this core is enough to accommodate the wires.


## 10. Choose the rectifier diode in the secondary side

|  | $V_{D(n)}$ |  | $\mathrm{I}_{\mathrm{D}(\mathrm{n})}^{\text {rms }}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| Rectifier diode for Vcc | 153 | V | 0.10 | A |
| Rectifier diode for Vo1 (125V / 0.4A) | 500 | V | 0.95 | A |
| Rectifier diode for Vo2 (24V / 0.5A) | 99 | V | 1.14 | A |
| Rectifier diode for Vo3 (18V /0.5A) | 75 |  | 1.12 | A |
| Rectifier diode for Vo1 (12V /1A) | 51 |  | $\underline{2.17}$ | A |
| Rectifier diode for Vo5 (V/A) | $\underline{0}$ |  | \#\#\#\#\# | A |


| Vcc winding | 1N4937 | Ultra fast recovery |
| :---: | :---: | :--- |
| Vo1 $(125 \mathrm{~V})$ | EGP20J $(600 \mathrm{~V} / 2 \mathrm{~A})$ | Ultra fast recovery |
| Vo2 $(24 \mathrm{~V})$ | EGP20D $(200 \mathrm{~V} / 2 \mathrm{~A})$ | Ultra fast recovery |
| Vo3 $(18 \mathrm{~V})$ | EGP20D $(200 \mathrm{~V} / 2 \mathrm{~A})$ | Ultra fast recovery |
| Vo4 $(12 \mathrm{~V})$ | EGP20D $(200 \mathrm{~V} / 2 \mathrm{~A})$ | Ultra fast recovery |

## 11. Determine the output capacitor



## 12. Design the synchronization network

Peak value of Sync voltage ( $\mathrm{V}_{\text {sync }}{ }^{\mathrm{pk}}$ )
Sync voltage divider resistor $\left(\mathrm{R}_{\text {sy1 }}\right)$
Sync voltage divider resistor ( $\mathrm{R}_{\text {sy2 }}$ ) Effective output capacitance of MOSFET
Sync capacitor ( $\mathrm{C}_{\text {sy }}$ )
$9.0 \mathrm{~V} \quad 4.6<\mathrm{V}_{\text {sync }}{ }^{\mathrm{pk}}<12 \mathrm{~V}\left(\mathrm{~V}_{\text {OVP }}\right)$
$1500 \Omega$
$470 \Omega$
$1.0 \mathrm{nF} \quad($ Coss +Cr$)$
3.9 nF

- Since the output capacitance of MOSFET is 100 pF (typical), external capacitor $(\mathrm{Cr})$ of 1 nF is used.

13. Design voltage drop circuit for the burst operation

Vo2 in standby mode $\left(\mathrm{V}_{02}{ }^{\text {stby }}\right)$
Breakdown voltage of zener diode, Dz
8.0 V
5.0 V

- Zener diode with a breakdown voltage of 5.1 V is chosen.


## 14. Design the feedback control circuit

Control-to-output DC gain =
Control-to-output zero $\left(w_{z}\right)=$
Control-to-output RHP zero $\left(w_{r z}\right)=$
Control-to-output pole $\left(w_{p}\right)=$

Voltage divider resistor $\left(R_{1}\right)$
Voltage divider resistor $\left(R_{2}\right)=$
Opto coupler diode resistor ( $R_{D}$ )
KA431 Bias resistor ( $\mathrm{R}_{\text {bias }}$ )
Feeback pin capacitor $\left(\mathrm{C}_{\mathrm{B}}\right)=$
Feedback Capacitor $\left(\mathrm{C}_{\mathrm{F}}\right)=$
Feedback resistor $\left(R_{F}\right)=$
Current transfer ratio of opto coupler (CTR)
Feedback integrator gain $\left(w_{i}\right)=$
Compensator zero $\left(\mathrm{w}_{\mathrm{zc}}\right)=$
Compensator pole $\left(w_{p c}\right)=$

| 50 |  |  |
| :---: | :---: | :---: |
| 100.0 | $\mathrm{krad} / \mathrm{s}=>\mathrm{f}_{\mathrm{z}}=$ | 15,924 |
| 136.0 | $\mathrm{krad} / \mathrm{s} \Rightarrow \mathrm{f}_{\mathrm{r}}=$ | 21,650 |
| 82 | $\mathrm{rad} / \mathrm{s}=>\quad \mathrm{f}_{\mathrm{p}}=$ | 13 |





- The control bandwidth (crossover frequency) is about 600 Hz with a phase margin of 50 degrees.


## Design Summary

- High efficiency ( $>80 \%$ at 85 Vac input)
- Wider load range through the extended quasi-resonant operation
- Low standby mode power consumption ( $<1 \mathrm{~W}$ )
- Low component count
- Enhanced system reliability through various protection functions
- Internal soft-start (20ms)


## Key Design Notes

- 24 V output is designed to drop to around 8 V in standby mode
- Zener diode ZD102 is used for a safety test such as UL. When the drain pin and feedback pin are shorted, the zener diode fails and remains short, which causes the fuse (F1) to pop and prevents explosion of the opto-coupler (IC301). This zener diode also increases the immunity against line surge.


## 1. Schematic



Figure 20. Schematic of Design Example

## 2. Transformer Specifications



Figure 21. Transformer Schematic Diagram

## Winding Specification

| No | Pin (s $\rightarrow \mathbf{f})$ | Wire | Turns | Winding Method |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{N}_{\mathrm{p} 1}$ | $1-3$ | $0.6^{\phi} \times 1$ | 32 | Center Winding |
| $\mathrm{N}_{125 \mathrm{~V} / 2}$ | $16-15$ | $0.5^{\phi} \times 1$ | 32 | Center Winding |
| $\mathrm{N}_{24 \mathrm{~V}}$ | $18-17$ | $0.4^{\phi} \times 2$ | 13 | Center Winding |
| $\mathrm{N}_{12 \mathrm{~V}}$ | $12-13$ | $0.5^{\phi} \times 2$ | 7 | Center Winding |
| $\mathrm{N}_{\mathrm{p} 2}$ | $3-4$ | $0.6^{\phi} \times 1$ | 32 | Center Winding |
| $\mathrm{N}_{125 \mathrm{~V} / 2}$ | $15-14$ | $0.5^{\phi} \times 1$ | 32 | Center Winding |
| $\mathrm{N}_{18 \mathrm{~V}}$ | $11-10$ | $0.4^{\phi} \times 2$ | 10 | Center Winding |
| $\mathrm{N}_{\mathrm{a}}$ | $7-6$ | $0.3^{\phi} \times 1$ | 20 | Center Winding |

## Electrical Characteristics

|  | Pin | Specification | Remarks |
| :--- | :---: | :---: | :---: |
| Inductance | $1-3$ | $514 \mathrm{uH} \pm 5 \%$ | $1 \mathrm{kHz}, 1 \mathrm{~V}$ |
| Leakage Inductance | $1-3$ | 10 uH Max | $2^{\text {nd }}$ all short |

## Core \& Bobbin

Core : EER 3540
Bobbin : EER3540
Ae : $109 \mathrm{~mm}^{2}$

## Experimental Verification

To show the validity of the design procedure presented in this application note, we have built and tested the converter in the design example. All the circuit components are used as designed in the design example. The schematic and transformer specifications are shown in Figure 20 and 21, respectively.

The Figure 22 shows the FPS drain current and the DC link voltage waveforms at the minimum input voltage and full load condition. As shown, the minimum DC link voltage $\left(V_{D C}{ }^{\text {min }}\right.$ ) is about 90 V , which is the same as the designed value in STEP-2 of page 13.
Figure 23 shows the FPS drain current and voltage waveforms at the minimum input voltage and full load condition. As can be seen, the maximum peak drain current ( $I_{d s}{ }^{\text {peak }}$ ) is about 3.9 A and the minimum switching frequency $\left(f_{s}{ }^{m i n}\right)$ is 26 kHz . The values in the design are 4.05 A for $I_{d s}{ }^{\text {peak }}$ and 24 kHz for $f_{s}^{m i n}$ as can be seen in STEP-4 of page 14.

Figure 24 shows the FPS drain current and voltage waveforms at the maximum input voltage and full load condition. As calculated in STEP-3 of page 13, the nominal drain voltage is about 500 V .

Figures 25 and 26 show the waveforms of Vsync, drain voltage and drain current at the maximum input voltage and full load condition. As designed, the MOSFET drain fall time is 2.3 us and the MOSFET is turned on when the drain voltage reaches its minimum value.

Figure 27 shows the waveforms of Vcc, drain voltage and drain current. The measured startup time is 2.45 s , which is smaller than the calculated maximum startup time of 3.83 s in STEP-8 of page 15 . When the typical value for the startup current (25us) is used for the equation (19), the typical startup time is calculated as

$$
T_{\text {str }}^{\max }=C_{e} \cdot \frac{V_{\text {start }}}{\left(I_{\text {sup }}^{\operatorname{avg}}-I_{\text {start }}^{\max }\right)}=2.91 \mathrm{~s}
$$

Figure 28 shows the output voltage drop in standby mode. As designed, the 24 V output drops down to 8 V . Figure 29 shows the detailed burst mode operation waveforms. Burst mode operation alternately enables and disables switching of the MOSFET thereby reducing switching loss in standby mode.

The Table 4 shows the line regulation of each output.
The Figure 30 shows the measured efficiency at the full load condition for different input voltages. The minimum efficiency is about $81 \%$ at the minimum input voltage condition.


Figure 22. Waveforms of Drain Current and DC Link Voltage at 85 Vac and Full load Condition (Time:2ms/div)


Figure 23. Waveforms of Drain Current and Voltage at $\mathbf{8 5 V a c}$ and Full Load Condition (Time : 10us/div)


Figure 24. Waveforms of Drain Current and Voltage at 265Vac and Full Load Condition (Time : 5us/div)


Figure 25. Vsync, Vds and Ids Waveforms at 265Vac and Full Load Condition (Time : 5us/div)


Figure 26. Vsync, Vds and Ids Waveforms at 265Vac and Full Load Condition (Time : 2us/div)


Figure 27. Vcc, Vds and Ids Waveforms at 265Vac and Full Load Condition (Time : 2/div)


Figure 28. Output Voltage Drop in the Standby Mode


Figure 29. Burst Mode Operation

| Input <br> voltage | $\mathrm{V}_{\mathrm{o} 1}(125 \mathrm{~V})$ | $\mathrm{V}_{\mathrm{o} 2}(24)$ | $\mathrm{V}_{\mathrm{o} 3}(18 \mathrm{~V})$ | $\mathrm{V}_{\mathrm{O} 4}(12 \mathrm{~V})$ |
| :--- | :--- | :--- | :--- | :--- |
| 85 Vac | $\mathbf{1 2 5 . 3} \mathrm{V}$ | $\mathbf{2 4 . 2 5} \mathrm{V}$ | $\mathbf{1 8 . 8 8} \mathrm{V}$ | $\mathbf{1 2 . 8 5} \mathrm{V}$ |
| 110 Vac | $\mathbf{1 2 5 . 3} \mathrm{V}$ | $\mathbf{2 4 . 2 3} \mathrm{V}$ | $\mathbf{1 8 . 8 7} \mathrm{V}$ | $\mathbf{1 2 . 8 4 V}$ |
| 160 Vac | $\mathbf{1 2 5 . 3} \mathrm{V}$ | $\mathbf{2 4 . 2 0} \mathrm{V}$ | $\mathbf{1 8 . 8 7} \mathrm{V}$ | $\mathbf{1 2 . 8 2} \mathrm{V}$ |
| 220 Vac | $\mathbf{1 2 5 . 3 V}$ | $\mathbf{2 4 . 1 9} \mathrm{V}$ | $\mathbf{1 8 . 8 5} \mathrm{V}$ | $\mathbf{1 2 . 8 1} \mathrm{V}$ |
| 265 Vac | $\mathbf{1 2 5 . 3} \mathrm{V}$ | $\mathbf{2 4 . 1 8} \mathrm{V}$ | $\mathbf{1 8 . 8 5} \mathrm{V}$ | $\mathbf{1 2 . 7 9} \mathrm{V}$ |

Table 4. Line Regulation of Each Output at Full Load Condition


Figure 30. Measured Efficiency

## by Hang-Seok Choi / Ph. D

## Power Conversion Team / Fairchild Semiconductor <br> Phone : +82-32-680-1383 Facsimile : +82-32-680-1317 <br> E-mail : hangseok.choi@fairchildsemi.com

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPROATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
